CN211150511U - Basic circuit board - Google Patents
Basic circuit board Download PDFInfo
- Publication number
- CN211150511U CN211150511U CN201922017416.5U CN201922017416U CN211150511U CN 211150511 U CN211150511 U CN 211150511U CN 201922017416 U CN201922017416 U CN 201922017416U CN 211150511 U CN211150511 U CN 211150511U
- Authority
- CN
- China
- Prior art keywords
- copper
- clamping
- pad
- hole
- heat dissipation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Structure Of Printed Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
The utility model relates to a basic circuit board, include: a through hole which is communicated up and down is arranged at a chip bonding pad of the packaging substrate, a silicon chip is welded on the upper part of the chip bonding pad, and a heat conduction copper pad is arranged at the bottom of the chip bonding pad part of the packaging substrate; manufacturing a copper pad clamping groove and a clamping copper column on a ceramic substrate, wherein more than 3 clamping holes are formed in the thickness direction of the packaging substrate, the diameter of the clamping copper column is 95% -99% of the aperture of the clamping hole, the clamping copper column is assembled with the clamping hole, a heat dissipation copper pad is positioned in the copper pad clamping groove, and gaps of 3-20 microns are formed between the periphery and the bottom of the heat dissipation copper pad and the copper pad clamping groove; through the copper facing technology, fill the week side of heat dissipation copper pad and the clearance between bottom and the copper pad draw-in groove, fill the clearance between joint copper post and the joint hole simultaneously, realize packaging substrate and ceramic substrate's assembly, packaging substrate acts as the intermediary, utilizes the copper facing technology to realize that chip and ceramic substrate's heat dissipation copper pad draw-in groove integration are connected, can improve the radiating efficiency greatly.
Description
Technical Field
The utility model relates to an electronic components technical field, concretely relates to basic circuit board.
Background
Electronic components have been flooded in all aspects of our lives.
The ceramic substrate means that a copper foil is directly bonded to alumina (Al) at a high temperature2O3) Or a special process board on the surface (single side or double side) of an aluminum nitride (AlN) ceramic substrate, wherein the thickness of the copper layer can be more than 2 mm. The prepared composite substrate has excellent electrical insulation performance, high heat conduction characteristic, excellent soft solderability and high adhesion strength, can be etched into various patterns like a PCB (printed circuit board), and has great current carrying capacity. Therefore, the ceramic substrate has become a basic material for high-power electronic circuit structure technology and interconnection technology.
In the prior art, the heat dissipation of the chip is an important issue to be solved in the package of the chip and the ceramic substrate.
SUMMERY OF THE UTILITY MODEL
The to-be-solved technical problem of the utility model is: a basic circuit board with high heat dissipation efficiency is provided, which comprises
A basic circuit board comprises a silicon chip, a ceramic substrate and an encapsulation substrate; the silicon chip is a chip with double-sided bonding pads, a via hole which is communicated up and down is arranged at the chip bonding pad of the packaging substrate, the via hole is filled into a solid conductive hole through a copper plating and hole filling process, the via hole is more than 9 holes distributed in an array, the silicon chip is welded at the upper part of the chip bonding pad, and a heat-conducting copper pad is arranged at the bottom of the chip bonding pad part of the packaging substrate;
the packaging substrate is provided with a heat dissipation copper pad, the heat dissipation copper pad is positioned at one side or the bottom of the silicon chip, and the ceramic substrate is provided with a copper pad clamping groove;
more than 3 clamping holes are formed in the thickness direction of the packaging substrate, more than 3 clamping copper columns are arranged on the ceramic substrate, the diameter of each clamping copper column is 95% -99% of the aperture of each clamping hole, after the clamping copper columns and the clamping holes are assembled, the heat dissipation copper pad is located in the copper pad clamping groove, and gaps of 3-20 microns are formed between the periphery and the bottom of the heat dissipation copper pad 31 and the copper pad clamping groove;
and through a copper plating process, filling a gap between the clamping copper column and the clamping hole, and simultaneously filling a gap between the heat dissipation copper pad and the copper pad clamping groove to realize the assembly of the packaging substrate and the ceramic substrate.
Preferably, the circumferential side of the snap-in hole is a resin or a combination of a resin and a fiber.
Preferably, the clamping hole is provided with a copper plating hole of a copper layer; the clamping copper column is a copper clamping copper column.
Preferably, the ceramic substrate is a circuit board with copper layers on two sides, the ceramic substrate is provided with a first circuit pattern, and the copper clamping copper column is a part of the first circuit pattern;
the packaging substrate at least comprises more than two layers of second circuit patterns, and the copper-plated holes are part of the second circuit patterns;
and after the copper-plated hole and the copper clamping copper column are assembled through a copper plating process, the first circuit graph and the second circuit graph are assembled.
Preferably, the copper clamping copper pillar is higher than other parts of the first circuit pattern; the copper clamping copper column and the other part of the first circuit pattern are made of the same copper layer of the ceramic substrate through different etching processes.
Preferably, the insulating layer of the package substrate is made of one or two of polyimide, BT resin, and epoxy resin.
BT resin is a thermosetting resin formed by using Bismaleimide (BMI) and triazine as main resin components and adding an epoxy resin, a polyphenylene ether resin (PPE), an allyl compound, or the like as a modifying component, and is called BT resin.
Preferably, the insulating layer of the ceramic substrate is aluminum oxide or aluminum nitride.
Preferably, the bottom wall of the copper pad clamping groove is provided with a thermoelectric conversion layer, and the thermoelectric conversion layer is fixedly connected with the bottom wall of the heat dissipation copper pad through a copper plating layer.
Preferably, the copper plating process includes electroless copper plating and electrolytic copper plating.
Preferably, the thickness of the copper layer of the electroless copper plating is 1-3 μm;
when electroplating copper, a double-loop electroplating process is adopted, and electroplating clip clamping points are arranged on the ceramic substrate and the packaging substrate at the same time;
when the gap between the heat dissipation copper pad and the copper pad clamping groove is 3-20 microns, electroplating is carried out by adopting a double-loop electroplating process, and electroplating is carried out through electroplating clip clamping points on the ceramic substrate and the packaging substrate; when the gap between the heat dissipation copper pad and the copper pad clamping groove is smaller than 3 mu m, a single-loop electroplating process is adopted, and electroplating is carried out only through the clamping points of the electroplating clips on the ceramic substrate or the packaging substrate.
A. Arranging a via hole which is communicated up and down at a chip bonding pad of a packaging substrate, filling the via hole into a solid conductive hole through a copper plating and hole filling process, wherein the via hole is more than 9 holes distributed in an array manner, a silicon chip is welded at the upper part of the chip bonding pad, and a heat conduction copper pad is arranged at the bottom of the chip bonding pad part of the packaging substrate;
B. the method comprises the following steps that copper pad clamping grooves and clamping copper columns are manufactured on a ceramic substrate through an etching process, more than 3 clamping holes are formed in the thickness direction of a packaging substrate, more than 3 clamping copper columns are arranged on the ceramic substrate 2, the diameter of each clamping copper column is 95% -99% of the aperture of each clamping hole, each clamping copper column is assembled with each clamping hole, a heat dissipation copper pad is located in each copper pad clamping groove, and gaps of 3-20 microns are formed between the periphery and the bottom of the heat dissipation copper pad and the copper pad clamping grooves;
C. and gaps between the circumferential sides and the bottoms of the heat dissipation copper pads and the copper pad clamping grooves are filled through a copper plating process, and gaps between the clamping copper columns and the clamping holes are filled at the same time.
In this embodiment, the copper plating process includes electroless copper plating and electrolytic copper plating.
In this embodiment, the thickness of the copper layer of the electroless copper plating is 1 to 3 μm;
when electroplating copper, a double-loop electroplating process is adopted, and electroplating clip clamping points are arranged on the ceramic substrate and the packaging substrate at the same time;
when the gap between the heat dissipation copper pad and the copper pad clamping groove is 3-20 microns, electroplating is carried out by adopting a double-loop electroplating process, and electroplating is carried out through electroplating clip clamping points on the ceramic substrate and the packaging substrate; when the gap between the heat dissipation copper pad and the copper pad clamping groove is smaller than 3 mu m, a single-loop electroplating process is adopted, and electroplating is carried out only through the clamping points of the electroplating clips on the ceramic substrate or the packaging substrate.
The utility model also relates to a basic circuit board, which comprises a silicon chip, a ceramic substrate and a packaging substrate; the silicon chip is a chip with double-sided bonding pads, a via hole which is communicated up and down is arranged at the chip bonding pad of the packaging substrate, the via hole is filled into a solid conductive hole through a copper plating and hole filling process, the via hole is more than 9 holes distributed in an array, the silicon chip is welded at the upper part of the chip bonding pad, and a heat-conducting copper pad is arranged at the bottom of the chip bonding pad part of the packaging substrate; the packaging substrate is provided with a heat dissipation copper pad, the heat dissipation copper pad is positioned at one side or the bottom of the silicon chip, and the ceramic substrate is provided with a copper pad clamping groove; more than 3 clamping holes are formed in the thickness direction of the packaging substrate, more than 3 clamping copper columns are arranged on the ceramic substrate, the diameter of each clamping copper column is 95% -99% of the aperture of each clamping hole, after the clamping copper columns and the clamping holes are assembled, the heat dissipation copper pad is located in the copper pad clamping groove, and gaps of 3-20 microns are formed between the periphery and the bottom of the heat dissipation copper pad 31 and the copper pad clamping groove; and through a copper plating process, filling a gap between the clamping copper column and the clamping hole, and simultaneously filling a gap between the heat dissipation copper pad and the copper pad clamping groove to realize the assembly of the packaging substrate and the ceramic substrate. The packaging substrate serves as an intermediary, the packaging substrate can be made thin, the BT and other high-heat-dissipation materials are used for manufacturing, the heat-dissipation copper pad at the bottom of the chip and the heat-dissipation copper pad clamping groove of the ceramic substrate are integrally connected by utilizing a copper plating process, the heat-dissipation copper pad clamping groove and the large-area copper block on the periphery of the heat-dissipation copper pad clamping groove are integrally and tightly combined through the copper plating process, and the heat-dissipation efficiency can be greatly improved.
Drawings
The basic circuit board of the present invention will be further described with reference to the accompanying drawings.
Fig. 1 is a flow chart of the manufacturing process of the basic circuit board of the present invention.
Fig. 2 is an exploded view of a first view of a base circuit board according to the present invention.
Fig. 3 is an exploded view of a second perspective of a base circuit board according to the present invention.
Fig. 4 is an exploded view of a third view of the basic circuit board of the present invention.
Fig. 5 is a schematic structural diagram of a package substrate of a basic circuit board according to the present invention.
In the figure:
1-a silicon chip; 2-a ceramic substrate; 21-copper pad slot; 22-clamping a copper column; 3-a package substrate; 31-a heat-dissipating copper pad; 32-a clamping hole; 33-via holes; 34-a chip pad; 4-a thermoelectric conversion layer; 5-large area heat dissipation copper layer.
Detailed Description
The following describes the corresponding basic circuit board of the present invention with reference to fig. 1-5.
First, a manufacturing process of the base circuit board is described.
A. Arranging a via hole 33 which is vertically communicated at a chip bonding pad 34 of the packaging substrate 3, filling the via hole 33 into a solid conductive hole through a copper plating and hole filling process, wherein the via hole 33 is more than 9 holes distributed in an array manner, the upper part of the chip bonding pad 34 is welded with the silicon chip 1, and the bottom of the chip bonding pad 34 of the packaging substrate 3 is provided with a heat conducting copper pad 31;
B. the method comprises the following steps that a copper pad clamping groove 21 and a clamping copper column 22 are manufactured on a ceramic substrate 2 through an etching process, more than 3 clamping holes 32 are formed in the thickness direction of a packaging substrate 3, more than 3 clamping copper columns 22 are arranged on the ceramic substrate 2, the diameter of each clamping copper column 22 is 95% -99% of the diameter of each clamping hole 32, the clamping copper columns 22 are assembled with the clamping holes 32, a heat dissipation copper pad 31 is located in the copper pad clamping groove 21, and gaps of 3-20 mu m are formed between the periphery and the bottom of the heat dissipation copper pad 31 and the copper pad clamping groove 21;
C. gaps between the circumferential side and the bottom of the heat dissipation copper pad 31 and the copper pad clamping groove 21 are filled through a copper plating process, and gaps between the clamping copper columns 22 and the clamping holes 32 are filled.
In this embodiment, the copper plating process includes electroless copper plating and electrolytic copper plating.
In this embodiment, the thickness of the copper layer of the electroless copper plating is 1 to 3 μm;
when electroplating copper, a double-loop electroplating process is adopted, and electroplating clip clamping points are arranged on the ceramic substrate 2 and the packaging substrate 3 at the same time;
when the gap between the heat dissipation copper pad 31 and the copper pad clamping groove 21 is 3-20 microns, electroplating is carried out by adopting a double-loop electroplating process, and electroplating is carried out through electroplating clip clamping points on the ceramic substrate 2 and the packaging substrate 3; when the gap between the heat dissipation copper pad 31 and the copper pad clamping groove 21 is smaller than 3 μm, a single-loop electroplating process is adopted, and electroplating is carried out only through the clamping points of the electroplating clips on the ceramic substrate 2 or the packaging substrate 3.
Then, a basic circuit board is manufactured based on the above manufacturing process.
A basic circuit board comprises a silicon chip 1, a ceramic substrate 2 and a packaging substrate 3;
the silicon chip 1 is a chip with double-sided bonding pads, a via hole 33 which is vertically communicated is arranged at a chip bonding pad 34 of the packaging substrate 3, the via hole 33 is filled into a solid conductive hole through copper plating and hole filling processes, the via hole 33 is more than 9 holes distributed in an array manner, the silicon chip 1 is welded at the upper part of the chip bonding pad 34, and a heat-conducting copper pad 31 is arranged at the bottom of the chip bonding pad 34 of the packaging substrate 3;
the packaging substrate 3 is provided with a heat dissipation copper pad 31, the heat dissipation copper pad 31 is positioned at one side or the bottom of the silicon chip 1, and the ceramic substrate 2 is provided with a copper pad clamping groove 21;
more than 3 clamping holes 32 are formed in the thickness direction of the packaging substrate 3, more than 3 clamping copper columns 22 are arranged on the ceramic substrate 2, the diameter of each clamping copper column 22 is 95% -99% of the aperture of each clamping hole 32, after the clamping copper columns 22 and the clamping holes 32 are assembled, the heat dissipation copper pad 31 is located in the copper pad clamping groove 21, and gaps of 3-20 microns are formed between the periphery and the bottom of the heat dissipation copper pad 31 and the copper pad clamping groove 21;
and through a copper plating process, a gap between the clamping copper column 22 and the clamping hole 32 is filled, and meanwhile, a gap between the heat dissipation copper pad 31 and the copper pad clamping groove 21 is filled, so that the assembly of the packaging substrate 3 and the ceramic substrate 2 is realized.
The packaging substrate serves as an intermediary, the packaging substrate can be made thin, the BT and other high-heat-dissipation materials are used for manufacturing, the heat-dissipation copper pad at the bottom of the chip and the heat-dissipation copper pad clamping groove of the ceramic substrate are integrally connected by utilizing a copper plating process, the heat-dissipation copper pad clamping groove and the large-area copper block on the periphery of the heat-dissipation copper pad clamping groove are integrally and tightly combined through the copper plating process, and the heat-dissipation efficiency can be greatly improved.
In this embodiment, the circumferential side of the engaging hole 32 is resin or a combination of resin and fiber.
In this embodiment, the clamping hole 32 is provided with a copper plating hole of a copper layer; the clamping copper column 22 is a copper clamping copper column.
In this embodiment, the ceramic substrate 2 is a circuit board with copper layers on both sides, the ceramic substrate 2 is provided with a first circuit pattern, and the copper clamping copper pillar is a part of the first circuit pattern;
the packaging substrate 3 at least comprises more than two layers of second circuit patterns, and the copper-plated holes are part of the second circuit patterns;
and after the copper-plated hole and the copper clamping copper column are assembled through a copper plating process, the first circuit graph and the second circuit graph are assembled.
In this embodiment, the copper clamping copper column is higher than other parts of the first circuit pattern; the copper clamping copper column and the other part of the first circuit pattern are made of the same copper layer of the ceramic substrate through different etching processes.
In this embodiment, the insulating layer of the package substrate 3 is made of one or two of polyimide, BT resin, and epoxy resin.
BT resin is a thermosetting resin formed by using Bismaleimide (BMI) and triazine as main resin components and adding an epoxy resin, a polyphenylene ether resin (PPE), an allyl compound, or the like as a modifying component, and is called BT resin.
In this embodiment, the insulating layer of the ceramic substrate 2 is aluminum oxide or aluminum nitride.
The ceramic substrate means that a copper foil is directly bonded to alumina (Al) at a high temperature2O3) Or a special process plate on the surface (single or double side) of an aluminum nitride (AlN) ceramic substrate. The manufactured ultrathin composite substrate has excellent electrical insulation performance, high heat conduction characteristic, excellent soft solderability and high adhesion strength, can be etched into various patterns like a PCB (printed circuit board), and has great current carrying capacity. Therefore, the ceramic substrate has become a basic material for high-power electronic circuit structure technology and interconnection technology.
In this embodiment, the bottom wall of the copper pad slot 21 is provided with the thermoelectric conversion layer 4, and the thermoelectric conversion layer 4 is connected with the bottom wall of the heat dissipation copper pad 31 through the copper plating layer.
In this embodiment, the copper plating process includes electroless copper plating and electrolytic copper plating.
In this embodiment, the thickness of the copper layer of the electroless copper plating is 1 to 3 μm;
when electroplating copper, a double-loop electroplating process is adopted, and electroplating clip clamping points are arranged on the ceramic substrate 2 and the packaging substrate 3 at the same time;
when the gap between the heat dissipation copper pad 31 and the copper pad clamping groove 21 is 3-20 microns, electroplating is carried out by adopting a double-loop electroplating process, and electroplating is carried out through electroplating clip clamping points on the ceramic substrate 2 and the packaging substrate 3; when the gap between the heat dissipation copper pad 31 and the copper pad clamping groove 21 is smaller than 3 μm, a single-loop electroplating process is adopted, and electroplating is carried out only through the clamping points of the electroplating clips on the ceramic substrate 2 or the packaging substrate 3.
The utility model discloses be not limited to above-mentioned embodiment, the technical scheme of above-mentioned each embodiment can the cross combination form new technical scheme each other, and the technical scheme that the replacement formed is equallyd divide in addition adopted all to fall in the utility model discloses the protection within range who requires.
Claims (7)
1. A basic circuit board comprises a silicon chip (1), and is characterized by further comprising a ceramic substrate (2) and a packaging substrate (3);
the silicon chip (1) is a chip with double-sided bonding pads, a through hole (33) which is communicated up and down is arranged at a chip bonding pad (34) of a packaging substrate (3), the through hole (33) is filled into a solid conductive hole through a copper plating and hole filling process, the through hole (33) is more than 9 holes distributed in an array manner, the silicon chip (1) is welded on the upper part of the chip bonding pad (34), and a heat dissipation copper pad (31) is arranged at the bottom of the chip bonding pad (34) of the packaging substrate (3);
the packaging substrate (3) is provided with a heat dissipation copper pad (31), the heat dissipation copper pad (31) is positioned on one side or the bottom of the silicon chip (1), and the ceramic substrate (2) is provided with a copper pad clamping groove (21);
the packaging structure is characterized in that more than 3 clamping holes (32) are formed in the packaging substrate (3) in the thickness direction, more than 3 clamping copper columns (22) are arranged on the ceramic substrate (2), the diameter of each clamping copper column (22) is 95% -99% of the aperture of each clamping hole (32), the clamping copper columns (22) are assembled with the clamping holes (32), the heat dissipation copper pad (31) is located in the copper pad clamping groove (21), and gaps of 3-20 mu m are formed between the circumferential sides and the bottom of the heat dissipation copper pad (31) and the copper pad clamping groove (21);
through the copper facing technology, fill joint copper post (22) with clearance between joint hole (32), simultaneously, fill heat dissipation copper pad (31) with clearance between copper pad draw-in groove (21), realize packaging substrate (3) with the assembly of ceramic substrate (2).
2. The base circuit board according to claim 1, wherein the peripheral side of the click hole (32) is a resin or a combination of a resin and a fiber.
3. The base circuit board of claim 2, wherein the snap-in hole (32) is provided with a copper plated hole of a copper layer; the clamping copper column (22) is a copper clamping copper column.
4. The base circuit board of claim 3, wherein the ceramic substrate (2) is a circuit board with copper layers on both sides, the ceramic substrate (2) is provided with a first circuit pattern, and the copper snap copper pillars are part of the first circuit pattern;
the packaging substrate (3) at least comprises more than two layers of second circuit patterns, and the copper-plated holes are part of the second circuit patterns;
and after the copper-plated hole and the copper clamping copper column are assembled through a copper plating process, the first circuit pattern and the second circuit pattern are assembled.
5. The base circuit board of claim 4, wherein the copper snap copper posts are higher than other portions of the first circuit pattern; the copper clamping copper column and the other parts of the first circuit pattern are made of the same copper layer of the ceramic substrate through different etching processes.
6. The base circuit board according to claim 5, wherein the insulating layer of the package substrate (3) is made of one or two of polyimide, BT resin or epoxy resin; the insulating layer of the ceramic substrate (2) is aluminum oxide or aluminum nitride.
7. The base circuit board of claim 6, wherein the bottom wall of the copper pad slot (21) is provided with a thermoelectric conversion layer (4), and the thermoelectric conversion layer (4) is firmly connected with the bottom wall of the heat dissipation copper pad (31) through a copper plating layer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201922017416.5U CN211150511U (en) | 2019-11-21 | 2019-11-21 | Basic circuit board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201922017416.5U CN211150511U (en) | 2019-11-21 | 2019-11-21 | Basic circuit board |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN211150511U true CN211150511U (en) | 2020-07-31 |
Family
ID=71773592
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201922017416.5U Active CN211150511U (en) | 2019-11-21 | 2019-11-21 | Basic circuit board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN211150511U (en) |
-
2019
- 2019-11-21 CN CN201922017416.5U patent/CN211150511U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111508912B (en) | Power covering structure and manufacturing method thereof | |
| JP5767338B2 (en) | Electronic device, method for manufacturing the same, and printed circuit board including the electronic device | |
| US20140251658A1 (en) | Thermally enhanced wiring board with built-in heat sink and build-up circuitry | |
| US20220375833A1 (en) | Substrate structures and methods of manufacture | |
| TW201631722A (en) | Encapsulation module of power-converting circuit and manufacturing method thereof | |
| CN104733419A (en) | Three-dimensional Package Structure And The Method To Fabricate Thereof | |
| KR20140113451A (en) | Power overlay structure and method of making same | |
| JP2013042135A (en) | Power overlay structure with leadframe connections | |
| JP2012099794A (en) | Sintered metal joining, power semiconductor module preferably having sintered silver joining, and manufacturing method of the power semiconductor module | |
| CN112368830A (en) | Power assembly, power module, method for producing a power module and power assembly | |
| US20070145576A1 (en) | Power Semiconductor Circuit And Method Of Manufacturing A Power Semiconductor Circuit | |
| JP6550477B2 (en) | Electrical contact method of parts by galvanic bonding of open-pored contact pieces and corresponding part modules | |
| JP5112005B2 (en) | Wiring board with built-in plate-shaped component and manufacturing method thereof | |
| JP2009070934A (en) | Power semiconductor module, and manufacturing method thereof | |
| CN110602923B (en) | Packaging module, packaging method thereof and electronic equipment | |
| CN211150511U (en) | Basic circuit board | |
| KR20180087330A (en) | Metal slug for double sided cooling of power module | |
| KR100923784B1 (en) | Metal base circuit board superior in heat dissipation property and method of manufacturing the same | |
| JP4875926B2 (en) | Multilayer wiring board and manufacturing method thereof | |
| CN110752161A (en) | Manufacturing process of basic circuit board and basic circuit board | |
| CN110708885A (en) | Electronic component manufacturing process and electronic component based on thick copper ceramic substrate | |
| US20040228097A1 (en) | Construction for high density power module package | |
| CN102117801A (en) | High-power light-emitting diode module structure and manufacturing method thereof | |
| CN112786455A (en) | Embedded type packaging modular preparation method | |
| CN112701050B (en) | Packaging method and packaging structure of embedded element |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |