CN209118741U - A kind of display screen control system - Google Patents
A kind of display screen control system Download PDFInfo
- Publication number
- CN209118741U CN209118741U CN201821753711.6U CN201821753711U CN209118741U CN 209118741 U CN209118741 U CN 209118741U CN 201821753711 U CN201821753711 U CN 201821753711U CN 209118741 U CN209118741 U CN 209118741U
- Authority
- CN
- China
- Prior art keywords
- control chip
- main control
- circuit
- display screen
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model belongs to technical field of data transmission, propose a kind of display screen control system, including main control chip, main control chip is connected with communication module, timing adjustment module, control output module, buffer, memory module, communication module is connect with the end PC, timing adjustment module, buffer is connect with control output module, control output module is connect with display screen, controlling output module includes the trigger circuit successively connecting with main control chip, signal exports toggle switch, trigger circuit is provided with two groups, trigger circuit includes several registers successively connecting with main control chip, register is connect with signal output toggle switch, signal output toggle switch is connect with display screen.The utility model solves the problems, such as that load capacity is poor in the prior art, communication mode is single.
Description
Technical field
The utility model belongs to technical field of data transmission, is related to a kind of display screen control system.
Background technique
Display screen is maximum as current area, the most abundant information of color transmits carrier, culture, telecommunication, finance,
The various industries such as public good, tourism show its status.The cascade unit of display screen currently on the market is needed through master control core
Piece combines the control realized to display screen with FPGA module, and control is more cumbersome, cost is also higher, and the band of display screen carries energy
Power is weaker.When being communicated with display screen, communicated mostly by cable at present, communication mode is single, in use process
In have biggish limitation.
Utility model content
The utility model proposes a kind of display screen control system, solve that load capacity in the prior art is poor, communication party
The single problem of formula.
The technical solution of the utility model is achieved in that
A kind of display screen control system, comprising:
Main control chip, the main control chip be connected with communication module, timing adjustment module, control output module, buffer,
Memory module, the communication module are connect with the end PC, and the timing adjustment module, the buffer export mould with the control
Block connection, the control output module are connect with display screen,
The control output module include the trigger circuit being successively connected with the main control chip, signal output toggle switch,
The trigger circuit is provided with two groups, and the trigger circuit includes several registers being successively connected with the main control chip, institute
It states register to connect with signal output toggle switch, the signal output toggle switch is connect with the display screen.
As further technical solution, the timing adjustment module includes the frequency dividing being connected with the main control chip
Device, nor gate, the frequency divider are connect with the nor gate, and the nor gate is connect with the register.
As further technical solution, the communication module includes the RS-485 communication being connected with the main control chip
Circuit, RS-232 telecommunication circuit, ethernet communication circuit, WIFI telecommunication circuit, the RS-485 telecommunication circuit, the RS-232
Telecommunication circuit, the ethernet communication circuit, the WIFI telecommunication circuit are connect with the end PC.
As further technical solution, the RS-485 telecommunication circuit includes 485 bus interconnected, the first transmitting-receiving
Device, 485 bus are connect with the end PC, and the first transceiver is connected with the main control chip.
As further technical solution, the ethernet communication circuit include ethernet control chip interconnected,
Data transmission circuit, the ethernet control chip are connected with the main control chip, the data transmission circuit and the end PC
Connection.
As further technical solution, the RS-232 telecommunication circuit includes second transceiver, and the main control chip is logical
The second transceiver is crossed to connect with the end PC.
As further technical solution, the main control chip is also connected with power module, the power module include according to
Voltage input end, first voltage conversion circuit, the second voltage conversion circuit of secondary connection, the first voltage conversion circuit, institute
It states and is connected with voltage stabilizing chip between second voltage conversion circuit,
The first voltage conversion circuit and the timing adjustment module, the buffer, the control output module are equal
Connection,
The second voltage conversion circuit is communicated with the main control chip, the RS-485 telecommunication circuit, the RS-232
Circuit, the ethernet communication circuit, the WIFI telecommunication circuit are all connected with.
As further technical solution, the main control chip is also connected with extended menory, increased flash memory storage chip,
The concrete model of the extended menory is S61LV25616, and the concrete model of the increased flash memory storage chip is
K9FXG08U0A。
As further technical solution, the main control chip is also connected with clock module, artificial debugging interface, USB and connects
Mouth, testing button.
As further technical solution, the concrete model of the main control chip is STM32F407ZET6, the frequency divider
Concrete model be HC393, the concrete model of the nor gate is 74HC02, and the concrete model of the register is HC574, institute
The concrete model for stating buffer is 74HC245, and the concrete model of the memory module is W25Q128, the first transceiver
Concrete model is SP3485EE, and the concrete model of the second transceiver is SP3232EEN, the tool of the ethernet control chip
Body model LAN8720AI.
The utility model is using principle and has the beneficial effect that
1, the display screen control system in the utility model is controlled by main control chip, does not need connection FPGA module,
It controls simpler, while also reducing cost, also enhance load capacity by connecting buffer, solve previous display screen
Load capacity is poor to obtain problem.
Main control chip is connect by communication module with the end PC, the end PC transmission need information to be shown to main control chip, then by
Main control chip is transmitted to display screen by controlling output module, while the storage of information can also be carried out by memory module.It is main
Control chip is also connected with timing adjustment module, by timing sequence conversion at the timing for meeting display screen refreshing, realizes the hard of display screen
Part refresh function, so that the display performance of display screen is more preferably.
Control output module includes the trigger circuit connecting with main control chip, and trigger circuit includes successively connecting with main control chip
Several registers connect, the information that main control chip is transferred to display screen is temporarily latched storage by register, then information is passed through letter
Number output toggle switch be transferred to display screen, realize to display on-screen-display message transmission.Control output module also with buffer
Connection, enhances the driving capability to display screen output signal by buffer, improves the load capacity of display screen, so that this
Utility model is more practical, relatively reliable when implementing.
2, the timing adjustment module in this practical information includes the frequency divider of connection, nor gate, passes through frequency divider, nor gate
By timing sequence conversion at the timing for meeting display screen refreshing, guarantees normally show when display screen is refreshed with corresponding time sequence, improve
The reliability and stability of this practical information.
3, the communication module in the utility model includes the RS-485 telecommunication circuit connecting with main control chip, RS-232 logical
Believe circuit, ethernet communication circuit, WIFI telecommunication circuit, and this four telecommunication circuits are connect with the end PC, therefore the end PC is being incited somebody to action
When information is transferred to main control chip, RS-485 telecommunication circuit, RS-232 telecommunication circuit, ethernet communication electricity can be arbitrarily selected
One of road, WIFI telecommunication circuit communication mode carry out information transmission, and the mode of information transmission is more flexible, can be suitable for
More use environments.
4, the RS-485 telecommunication circuit in the utility model includes 485 bus interconnected, first transceiver, and 485 is total
Line is connect with the end PC, and first transceiver is connect with main control chip, is realized the end PC and is transmitted information by RS-485 telecommunication circuit
To the function of main control chip.
Ethernet communication circuit includes ethernet control chip, data transmission circuit, and the end PC passes sequentially through data transmission electricity
Road, ethernet control chip transmit information to main control chip, then are transferred to display screen by main control chip and show for information.
The end PC can also be communicated by the second transceiver in RS-232 telecommunication circuit with main control chip, by information according to
It is secondary display screen is transmitted to by second transceiver, main control chip to show for information.So that logical between the end PC and main control chip
Letter mode is more flexible, ensure that the use demand that information is transmitted in this practical information.
5, the power module in the utility model includes voltage input end, and voltage input end is connected with first voltage in turn and turns
Circuit, second voltage conversion circuit are changed, multiple supply voltage outputs is converted the voltage into, meets modules in the utility model
Power demands, ensure that the control system in the utility model can be with stable operation, first voltage conversion circuit, second voltage
It is also connected with voltage stabilizing chip between conversion circuit, guarantees that supply voltage can stablize output, and first voltage conversion circuit, second
Voltage conversion circuit is respectively connected with filter module, has further ensured that the circuit in this system can be with stable operation.
6, the main control chip in the utility model is also connected with extended menory, increased flash memory storage chip to expand this
Memory size in utility model, main control chip are also connected with artificial debugging interface, can adjust to the circuit in this system
Examination, to guarantee that circuit can realize the stability contorting to display screen with stable operation.
Detailed description of the invention
Utility model will be further described in detail below with reference to the attached drawings and specific embodiments.
Fig. 1 is the structural schematic diagram of main control chip in the utility model；
Fig. 2 is the structural schematic diagram of communication module in the utility model；
Fig. 3 is the structural schematic diagram that output module is controlled in the utility model；
Fig. 4 is the structural schematic diagram of timing adjustment module in the utility model；
Fig. 5 is the structural schematic diagram of buffer in the utility model；
Fig. 6 is the structural schematic diagram of memory module in the utility model；
Fig. 7 is the structural schematic diagram of power module in the utility model；
Fig. 8 is the structural schematic diagram of extended menory in the utility model；
Fig. 9 is the principles of the present invention block diagram；
In figure: 1- main control chip, 2- communication module, 21-RS-485 telecommunication circuit, 211-485 bus, 212- first are received and dispatched
Device, 22-RS-232 telecommunication circuit, 221- second transceiver, 23- ethernet communication circuit, 231- ethernet control chip, 232-
Data transmission circuit, 24-WIFI telecommunication circuit, 3- timing adjustment module, 31- frequency divider, 32- nor gate, 4- control output mould
Block, 41- trigger circuit, 411- register, 42- signal export toggle switch, 5- buffer, 6- memory module, the end 7-PC, 8- power supply
Module, 81- voltage input end, 82- first voltage conversion circuit, 83- second voltage conversion circuit, 84- voltage stabilizing chip, 9- extension
Memory, 10- increased flash memory storage chip, 11- clock module, 12- artificial debugging interface, 13-USB interface, 14- test are pressed
Button, 15- display screen.
Specific embodiment
The following will be combined with the drawings in the embodiments of the present invention, carries out the technical scheme in the embodiment of the utility model
Clearly and completely describe, it is clear that the described embodiments are only a part of the embodiments of the utility model, rather than whole
Embodiment.Based on the embodiments of the present invention, those of ordinary skill in the art are without creative efforts
Every other embodiment obtained, fall within the protection scope of the utility model.
As shown in figure 1-9, the utility model proposes a kind of display screen control system, comprising:
Main control chip, main control chip 1 are connected with communication module 2, timing adjustment module 3, control output module 4, buffer
5, memory module 6, communication module 2 are connect with the end PC 7, and timing adjustment module 3, buffer 5 are connect with control output module 4,
Control output module 4 is connect with display screen 15,
Control output module 4 includes the trigger circuit 41 successively connecting with main control chip 1, signal output toggle switch 42, touching
Power Generation Road 41 is provided with two groups, and trigger circuit 41 includes several registers 411 successively connecting with main control chip 1, register 411
It is connect with signal output toggle switch 42, signal output toggle switch 42 is connect with display screen 15.
Display screen control system in the utility model is controlled by main control chip 1, does not need connection FPGA module, control
It makes simpler, while also reducing cost, also enhance load capacity by connecting buffer 5, solve previous display screen
15 load capacities are poor to obtain problem.
Main control chip 1 is connect by communication module 2 with the end PC 7, the transmission of the end PC 7 need information to be shown to main control chip 1,
It is transmitted to display screen 15 by controlling output module 4 by main control chip 1 again, while information can also be carried out by memory module 6
Storage.Main control chip 1 is also connected with timing adjustment module 3, the timing that timing sequence conversion is refreshed at display screen 15 is met, and realizes
The hardware refresh function of display screen 15, so that the display performance of display screen 15 is more preferably.
Control output module 4 includes the trigger circuit 41 connect with main control chip 1, trigger circuit 41 including successively with master control
Several registers 411 that chip 1 connects, register 411 temporarily deposit the information that main control chip 1 is transferred to display screen 15
Storage, then information is exported into toggle switch 42 by signal and is transferred to display screen 15, realize the transmission that information is shown to display screen 15.
Control output module 4 is also connect with buffer 5, is enhanced the driving capability to 15 output signal of display screen by buffer 5, is mentioned
The high load capacity of display screen 15, so that the utility model is more practical, relatively reliable when implementing.
Further, timing adjustment module 3 includes frequency divider 31, the nor gate 32 connecting with main control chip 1, frequency divider 31
AND OR NOT gate 32 connects, and nor gate 32 is connect with register 411.
Timing adjustment module 3 in this practical information includes the frequency divider 31 of connection, nor gate 32, by frequency divider 31,
The timing that nor gate 32 refreshes timing sequence conversion at display screen 15 is met, guaranteeing can be just when display screen 15 is refreshed with corresponding time sequence
Often display, improves the reliability and stability of this practical information.
Further, communication module 2 includes the RS-485 telecommunication circuit 21 connecting with main control chip 1, RS-232 communication electricity
Road 22, ethernet communication circuit 23, WIFI telecommunication circuit 24, RS-485 telecommunication circuit 21, RS-232 telecommunication circuit 22, Ethernet
Telecommunication circuit 23, WIFI telecommunication circuit 24 are connect with the end PC 7.
Communication module 2 in the utility model includes the RS-485 telecommunication circuit 21 connecting with main control chip 1, RS-232
Telecommunication circuit 22, ethernet communication circuit 23, WIFI telecommunication circuit 24, and this four telecommunication circuits are connect with the end PC 7, therefore
The end PC 7 when transmitting information to main control chip 1, can arbitrarily select RS-485 telecommunication circuit 21, RS-232 telecommunication circuit 22,
One of ethernet communication circuit 23, WIFI telecommunication circuit 24 communication mode carries out information transmission, and the mode of information transmission is more
Add flexibly, more use environments can be suitable for.
Further, RS-485 telecommunication circuit 21 includes 485 bus 211 interconnected, 212,485 bus of first transceiver
211 connect with the end PC 7, and first transceiver 212 is connect with main control chip 1.
Further, ethernet communication circuit 23 includes ethernet control chip 231 interconnected, data transmission circuit
232, ethernet control chip 231 is connect with main control chip 1, and data transmission circuit 232 is connect with the end PC 7.
Further, RS-232 telecommunication circuit 22 include second transceiver 221, main control chip 1 by second transceiver 221 with
The end PC 7 connects.
RS-485 telecommunication circuit 21 in the utility model includes 485 bus 211 interconnected, first transceiver 212,
485 buses 211 are connect with the end PC 7, and first transceiver 212 is connect with main control chip 1, are realized the end PC 7 and are communicated by RS-485
Circuit 21 transmits information to the function of main control chip 1.
Ethernet communication circuit 23 includes ethernet control chip 231, data transmission circuit 232, and the end PC 7 passes sequentially through number
Main control chip 1 is transmitted information to according to transmission circuit 232, ethernet control chip 231, then display is transferred to by main control chip 1
Screen 15 is shown for information.
The end PC 7 can also be communicated by the second transceiver 221 in RS-232 telecommunication circuit 22 with main control chip 1,
Information is passed sequentially through into second transceiver 221, main control chip 1 is transmitted to display screen 15 and is used for information and shows.So that the end PC 7 and master
The communication mode controlled between chip 1 is more flexible, ensure that the use demand that information is transmitted in this practical information.
Further, main control chip 1 is also connected with power module 8, and power module 8 includes sequentially connected voltage input end
81, first voltage conversion circuit 82, second voltage conversion circuit 83, first voltage conversion circuit 82, second voltage conversion circuit
Voltage stabilizing chip 84 is connected between 83,
First voltage conversion circuit 82 is all connected with timing adjustment module 3, buffer 5, control output module 4,
Second voltage conversion circuit 83 and main control chip 1, RS-485 telecommunication circuit 21, RS-232 telecommunication circuit 22, ether
Network Communication circuit 23, WIFI telecommunication circuit 24 are all connected with.
Power module 8 in the utility model includes voltage input end 81, and voltage input end 81 is connected with the first electricity in turn
Voltage conversion circuit 82, second voltage conversion circuit 83 convert the voltage into multiple supply voltage outputs, meet in the utility model
The power demands of modules ensure that the control system in the utility model can be with stable operation, first voltage conversion circuit
82, it is also connected with voltage stabilizing chip 84 between second voltage conversion circuit 83, guarantees that supply voltage can stablize output, and the first electricity
Voltage conversion circuit 82, second voltage conversion circuit 83 are respectively connected with filter module, have further ensured that the circuit in this system can
With stable operation.
Further, main control chip 1 is also connected with extended menory 9, increased flash memory storage chip 10, extended menory 9
Concrete model is S61LV25616, and the concrete model of increased flash memory storage chip 10 is K9FXG08U0A.
Further, main control chip 1 is also connected with clock module 11, artificial debugging interface 12, usb 13, testing button
14。
Main control chip 1 in the utility model is also connected with extended menory 9, increased flash memory storage chip 10 to expand
Memory size in the utility model, main control chip 1 are also connected with artificial debugging interface 12, can to the circuit in this system into
Row debugging, to guarantee that circuit can realize the stability contorting to display screen 15 with stable operation.
Further, the concrete model of main control chip 1 is STM32F407ZET6, and the concrete model of frequency divider 31 is HC393,
The concrete model of nor gate 32 is 74HC02, and the concrete model of register 411 is HC574, and the concrete model of buffer 5 is
74HC245, the concrete model of memory module 6 are W25Q128, and the concrete model of first transceiver 212 is SP3485EE, and second receives
The concrete model for sending out device 221 is SP3232EEN, and the concrete model of ethernet control chip 231 is LAN8720AI.
The above is only the preferred embodiment of the utility model only, is not intended to limit the utility model, all at this
Within the spirit and principle of utility model, any modification, equivalent replacement, improvement and so on should be included in the utility model
Protection scope within.
Claims (10)
1. a kind of display screen control system, which is characterized in that including main control chip (1), the main control chip (1) is connected with communication
Module (2), timing adjustment module (3), control output module (4), buffer (5), memory module (6), the communication module (2)
It is connect with the end PC (7), the timing adjustment module (3), the buffer (5) are connect with the control output module (4), institute
Control output module (4) is stated to connect with display screen (15),
Control output module (4) includes the trigger circuit (41) successively connecting with the main control chip (1), signal output ox
Angled seat (42), the trigger circuit (41) are provided with two groups, the trigger circuit (41) include successively with the main control chip (1)
Several registers (411) of connection, the register (411) connect with signal output toggle switch (42), and the signal is defeated
Toggle switch (42) is connect with the display screen (15) out.
2. a kind of display screen control system according to claim 1, which is characterized in that timing adjustment module (3) packet
Include the equal frequency divider (31) connecting with the main control chip (1), nor gate (32), the frequency divider (31) and the nor gate
(32) it connects, the nor gate (32) connect with the register (411).
3. a kind of display screen control system according to claim 2, which is characterized in that the communication module (2) includes equal
RS-485 telecommunication circuit (21), the RS-232 telecommunication circuit (22), ethernet communication circuit being connect with the main control chip (1)
(23), WIFI telecommunication circuit (24), the RS-485 telecommunication circuit (21), the RS-232 telecommunication circuit (22), the ether
Network Communication circuit (23), the WIFI telecommunication circuit (24) are connect with the end PC (7).
4. a kind of display screen control system according to claim 3, which is characterized in that the RS-485 telecommunication circuit (21)
Including 485 bus (211) interconnected, first transceiver (212), 485 bus (211) connect with the end PC (7),
The first transceiver (212) connect with the main control chip (1).
5. a kind of display screen control system according to claim 4, which is characterized in that the ethernet communication circuit (23)
Including ethernet control chip interconnected (231), data transmission circuit (232), the ethernet control chip (231) with
Main control chip (1) connection, the data transmission circuit (232) connect with the end PC (7).
6. a kind of display screen control system according to claim 5, which is characterized in that the RS-232 telecommunication circuit (22)
Including second transceiver (221), the main control chip (1) is connect by the second transceiver (221) with the end PC (7).
7. a kind of display screen control system according to claim 6, which is characterized in that the main control chip (1) is also connected with
Have power module (8), the power module (8) includes sequentially connected voltage input end (81), first voltage conversion circuit
(82), second voltage conversion circuit (83), the first voltage conversion circuit (82), the second voltage conversion circuit (83) it
Between be connected with voltage stabilizing chip (84),
The first voltage conversion circuit (82) and the timing adjustment module (3), the buffer (5), the control export
Module (4) is all connected with,
The second voltage conversion circuit (83) and the main control chip (1), the RS-485 telecommunication circuit (21), the RS-
232 telecommunication circuits (22), the ethernet communication circuit (23), the WIFI telecommunication circuit (24) are all connected with.
8. a kind of display screen control system according to claim 7, which is characterized in that the main control chip (1) is also connected with
There are extended menory (9), increased flash memory storage chip (10), the concrete model of the extended menory (9) is S61LV25616,
The concrete model of the increased flash memory storage chip (10) is K9FXG08U0A.
9. a kind of display screen control system according to claim 8, which is characterized in that the main control chip (1) is also connected with
There are clock module (11), artificial debugging interface (12), USB interface (13), testing button (14).
10. a kind of display screen control system according to claim 9, which is characterized in that the main control chip (1) it is specific
Model STM32F407ZET6, the concrete model of the frequency divider (31) are HC393, the concrete model of the nor gate (32)
For 74HC02, the concrete model of the register (411) is HC574, and the concrete model of the buffer (5) is 74HC245, institute
The concrete model for stating memory module (6) is W25Q128, and the concrete model of the first transceiver (212) is SP3485EE, described
The concrete model of second transceiver (221) is SP3232EEN, and the concrete model of the ethernet control chip (231) is
LAN8720AI。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821753711.6U CN209118741U (en) | 2018-10-27 | 2018-10-27 | A kind of display screen control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821753711.6U CN209118741U (en) | 2018-10-27 | 2018-10-27 | A kind of display screen control system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN209118741U true CN209118741U (en) | 2019-07-16 |
Family
ID=67202645
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201821753711.6U Expired - Fee Related CN209118741U (en) | 2018-10-27 | 2018-10-27 | A kind of display screen control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN209118741U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117809559A (en) * | 2023-12-27 | 2024-04-02 | 河北恒泽奇科技有限公司 | LED screen control card |
-
2018
- 2018-10-27 CN CN201821753711.6U patent/CN209118741U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117809559A (en) * | 2023-12-27 | 2024-04-02 | 河北恒泽奇科技有限公司 | LED screen control card |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN202748785U (en) | Double-channel 1553B and RS422 converting card | |
| CN102522967B (en) | B-type LXI (LAN eXtensions for Instrument) arbitrary waveform generator | |
| CN104991880B (en) | A kind of FC AE ASM Communication Cards based on PCI E interfaces | |
| CN209118741U (en) | A kind of display screen control system | |
| CN205881419U (en) | Driver chip and LED display device of LED display screen | |
| CN204178172U (en) | A kind of universal embedded bus control equipment based on DSP and FPGA | |
| CN104038719A (en) | Video frame-based ultrahigh-definition video display system and method | |
| CN107908584B (en) | Multi-path RS-485 communication network | |
| CN201378851Y (en) | CCD image data collecting device | |
| CN105472782B (en) | A kind of wireless communication terminal | |
| CN205883718U (en) | MIPI uses high -speed circuit board | |
| CN110365450A (en) | Spaceborne high speed adj sp data transmission interface and transmission method | |
| CN101179398A (en) | Mongline two-way communication circuit | |
| CN103209270B (en) | Mainframe of medical communication calling device | |
| CN203554492U (en) | Controller LAN bus intelligent interface device and satellite | |
| CN204188983U (en) | A kind of high-speed sampling device based on FPGA and PHY chip | |
| CN207475583U (en) | A kind of direct current carrier communication interface circuit of achievable power delivery | |
| CN102541783B (en) | Timing simulation system and method | |
| CN202798617U (en) | B-type LXI (LAN eXtensions for Instrumentation) arbitrary waveform generator | |
| CN108848040A (en) | File transmitting method, equipment and computer readable storage medium | |
| CN207529165U (en) | A kind of electric network data handles acquisition system | |
| CN203870948U (en) | Led display screen control system | |
| CN110222000A (en) | A kind of AXI stream data frame bus combining device | |
| CN213690598U (en) | Multi-channel serial communication system based on multi-channel analog switch | |
| CN104469375A (en) | FC-AV protocol processing circuit structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20190716 Termination date: 20211027 |