CN207367965U - Array of lead frames and packaging body - Google Patents

Array of lead frames and packaging body Download PDF

Info

Publication number
CN207367965U
CN207367965U CN201721476900.9U CN201721476900U CN207367965U CN 207367965 U CN207367965 U CN 207367965U CN 201721476900 U CN201721476900 U CN 201721476900U CN 207367965 U CN207367965 U CN 207367965U
Authority
CN
China
Prior art keywords
pin
dao
lead frame
chip
packaging body
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201721476900.9U
Other languages
Chinese (zh)
Inventor
胡黎强
孙顺根
周占荣
李阳德
陈家旺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Semiconducto Ltd By Share Ltd
Original Assignee
Shanghai Semiconducto Ltd By Share Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Semiconducto Ltd By Share Ltd filed Critical Shanghai Semiconducto Ltd By Share Ltd
Priority to CN201721476900.9U priority Critical patent/CN207367965U/en
Application granted granted Critical
Publication of CN207367965U publication Critical patent/CN207367965U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

The utility model improves a kind of array of lead frames and packaging body.The array of lead frames includes multiple lead frames, each lead frame includes one and is used to place first kind pin and at least two Second Type pins that with the chip metal lead wire can be used to be connected that at least Ji Dao of a chip, at least two and the Ji Dao are connected, the first kind pin is oppositely arranged on the both sides of the Ji Dao with the Second Type pin, and the width of the first kind pin is more than the width of the Second Type pin.The utility model has the advantage of relative to the product of equal heat dissipation performance, the utility model packaging body small product size is small, packaging cost is reduced, realizes the miniaturization of packaging body, relative to the packaging body of equal volume, its heat dissipation performance greatly improves, and product reliability greatly improves.

Description

Array of lead frames and packaging body
Technical field
It the utility model is related to field of semiconductor package, more particularly to a kind of array of lead frames and packaging body.
Background technology
As country fosters semicon industry energetically, Integrated circuit IC process industry is developed rapidly.Encapsulation is whole An important ring in a ic manufacturing process, it has heat dissipation and defencive function, chip is sealed, and completely cuts off outside contamination and outer Destruction of the power to chip.The encapsulation of patch type has many advantages such as encapsulation volume is small, cost is low, production efficiency is high, obtains The welcome of terminal client.For this reason, the substantial amounts of patch type encapsulating structure of each encapsulation factory independent development, such as SOP, SOT, DFN, QFN, CPC etc..
With advances in technology, the product use environment increasingly limit, while client is more and more sensitive to cost, it is traditional Patch type encapsulation slowly exposes problems, for example little Ji islands frame can put that chip area is small, and heat dissipation performance is bad;Big base Island frame is excessive, and cost performance is not high, or even reflow soldering Hou Ji islands are easily layered, and security risk occur.
Therefore, there is an urgent need for a kind of new array of lead frames and packaging body come overcome existing product there are the shortcomings that.
Utility model content
Technical problem to be solved in the utility model is to provide a kind of array of lead frames and packaging body, its is small, Packaging cost is low, and reliability is high.
To solve the above-mentioned problems, the utility model provides a kind of array of lead frames, including multiple lead frames, often One lead frame includes one and is used to place the first kind pin that at least Ji Dao of a chip, at least two and the Ji Dao are connected And at least two can use the Second Type pin that be connected of metal lead wire with the chip, the first kind pin with it is described Second Type pin is oppositely arranged on the both sides of the Ji Dao, and the width of the first kind pin draws more than the Second Type The width of foot.
In one embodiment, the width range of the Second Type pin is 0.35mm~0.45mm.
In one embodiment, the Ji Dao relative to the pin of the first kind to lower recess.
In one embodiment, the junction of the Ji Dao and the first kind pin have an inclined plane, the inclination The scope at the inclination angle in face is 50~70 degree.
In one embodiment, each lead frame has a packaging area, in the packaging area, the lead frame Surface all covers silver coating, or the part surface of the lead frame has bar shaped silver coating.
The utility model also provides a kind of packaging body, including lead frame described in a lead frame, at least a chip and plastic packaging The plastic-sealed body of frame and the chip;The lead frame draws including Ji Dao, at least two and the Ji Dao first kind being connected Foot and at least two Second Type pins that can be connected with the chip using metal lead wire, the first kind pin and institute The both sides that Second Type pin is separately positioned on the Ji Dao are stated, the width of the first kind pin is more than the Second Type The width of pin;The chip is arranged on the Ji Dao, and the Second Type pin is connected with the chip by metal lead wire Connect;The first kind pin and the Second Type pin protrude from the plastic-sealed body.
In one embodiment, the width range of the Second Type pin is 0.35mm~0.45mm.
In one embodiment, the Ji Dao relative to the pin of the first kind to lower recess.
In one embodiment, the junction of the Ji Dao and the first kind pin have an inclined plane, the inclination The scope at the inclination angle in face is 50~70 degree.
In one embodiment, in the plastic-sealed body plastic packaging region, the lead frame surface all covers silver coating, or The part surface of lead frame described in person has bar shaped silver coating.
The utility model has the advantage of relative to the product of equal heat dissipation performance, the utility model packaging body product body Product is small, reduces packaging cost, realizes the miniaturization of packaging body, relative to the packaging body of equal volume, its heat dissipation performance is significantly Improve, product reliability greatly improves.
Brief description of the drawings
Fig. 1 is the dimensional structure diagram of a lead frame of the utility model array of lead frames;
Fig. 2 is the planar structure schematic diagram of a lead frame of the utility model array of lead frames;
Fig. 3 be along Fig. 2 A-A to profile;
Fig. 4 A are the overlooking the structure diagrams of the utility model packaging body;
Fig. 4 B are the side schematic views of the utility model packaging body;
Fig. 5 is the dimensional structure diagram of the utility model packaging body;
Fig. 6 is the package temperature simulation drawing of the utility model packaging body.
Embodiment
The embodiment of array of lead frames provided by the utility model and packaging body is done in detail below in conjunction with the accompanying drawings Describe in detail bright.
The utility model array of lead frames includes multiple lead frames 10.Fig. 1 is the three-dimensional knot of a lead frame 10 Structure schematic diagram, Fig. 2 are the planar structure schematic diagrams of a lead frame 10.Refer to shown in Fig. 1 and Fig. 2, the utility model one A lead frame 10 can form an independent packaging body (being shown in chip 20 in Fig. 5) after plastic packaging.The lead frame Frame 10 includes a base island 11, at least two first kind pins 12 and at least two Second Type pins 13, the first kind Pin 12 is oppositely arranged on the both sides on the base island 11 with the Second Type pin 13, in this embodiment, signal Show two first kind pins 12 and two Second Type pins 13 to property.
At least one chip can be placed on the surface on the base island 11.For multi-chip package, the table on the base island 11 Face can place two chips, even three chips, four chips.The first kind pin 12 is connected with the base island 11, Its main heat dissipation pin as the base island 11.The Second Type pin 13 is not directly connected to the base island 11, it can It is connected with the chip being arranged on base island 11 using metal lead wire 21 (being shown in Fig. 5), 13 conduct of Second Type pin The functional leads of follow-up packaging body are electrically connected with the external world.
Wherein, the width of the first kind pin 12 is more than the width of the Second Type pin 13.Preferably, it is described The width of first kind pin 12 is 0.76mm or so.The width range of the Second Type pin 13 for 0.35mm~ 0.45mm, for example, 0.35mm, 0.40mm or 0.45mm.In the utility model, the width of the first kind pin 12 and institute The wider width of Second Type pin 13 is stated, it had both solved the problems, such as the thin easy fracture of pin, also improved the encapsulation after plastic packaging The performance that body is outwards radiated by pin.
Fig. 3 be along Fig. 2 A-A to profile.Shown in Figure 3, the base island 11 is relative to the first kind Pin 12 is to lower recess.I.e. in the lead frame 10, the base island 11 sinks relative to the outline border of lead frame 10, is formed Depressed structure, this kind of depressed structure can reduce the volume shared by chip after plastic packaging, and then further reduce the body of packaging body Product, realizes the miniaturization of packaging body.
Continuing with shown in Figure 3, the base island 11 and the junction of the first kind pin 12 have an inclined plane 14, the inclined plane 14 has a tiltangleθ, and the tiltangleθ refers to the angle of inclined plane 14 and horizontal plane.The inclination The scope of angle θ is 50~70 degree, be the advantage is that, on the premise of the pin of lead frame 10 and the width of outline border are constant, contracting Width shared by the projection H of small inclined plane 14, can increase the area in chip placement region on the base island 11, for example, increase Chip placement region afterwards can the size of chip placement can reach 1.60mm*2.048mm, the i.e. lead frame in same area In 10, increase can chip placement area, substantially increase the heat dissipation performance of the packaging body using this kind of lead frame.
Further, continuing with shown in Figure 2, each lead frame 10 has a packaging area 15, in fig. 2 using void Line schematically indicates the scope of packaging area 15.The packaging area 15 refers to that the lead frame 10 is subsequently encapsulating The region encapsulated in technique by plastic-sealed body.In the present embodiment, the part surface of the lead frame 10 has bar shaped silver coating 15, for example, there is bar shaped plating on the position of first kind pin 12 and Second Type pin 13 in the lead frame 10 Silver layer 16, the advantage is that, greatly reduce silver-plated region, add the bonding force of plastic-sealed body and lead frame in follow-up encapsulation, The probability of layering is reduced, reduces the risk of reliability.Further, in another embodiment, in the packaging area 15, institute 10 surface of lead frame all covering silver coatings 16 are stated, it being capable of compatible more chip routing distributions.
The utility model also provides a kind of packaging body.Fig. 4 A are the overlooking the structure diagrams of the utility model packaging body, figure 4B is the side schematic view of the utility model packaging body, and Fig. 5 is the dimensional structure diagram of the utility model packaging body, wherein, In Figure 5, the structure of the lead frame inside plastic-sealed body is also shown out.Refer to shown in Fig. 4 A, Fig. 4 B and Fig. 5, the envelope Dress body includes the plastic-sealed body 30 of lead frame 10 and the chip 20 described in a lead frame 10, at least a chip 20 and plastic packaging. The structure of the lead frame 10 is identical with the structure of previously described lead frame, repeats no more.Wherein, the chip 20 is set Put on the base island 11, the Second Type pin 13 is connected by metal lead wire 21 with the chip 20, the first kind Type pin 12 and the Second Type pin 13 protrude from the plastic-sealed body 30, and the plastic-sealed body 30 is along the lead frame 10 Packaging area 15 encapsulates the lead frame 10 and the chip 20.
Fig. 6 is the package temperature simulation drawing of the utility model packaging body.Shown in Figure 6, color is deeper to represent the area Domain temperature is higher, wherein, curve represents thermoisopleth, from Fig. 6 we can see that chip is placed in actual work in packaging body The portion temperature highest of chip, then along packaging body, slowly (heat dissipation is very slow, because as can be seen from the figure next etc. for heat dissipation outward Span is very big between warm line, and decay very little), with reaching at pin, thermoisopleth is very intensive, and temperature drastically lowers, and illustrates encapsulation Body heat dissipation is radiated outward mainly by pin, and pin is wide carefully very big on integral heat sink influence.
The utility model packaging body solves the problems, such as thin pin frangibility, and packaging body is also greatly improved by drawing The performance that foot outwardly radiates.The utility model temperature rise improvement is particularly evident, the packaging body phase with existing same type Than temperature rise is 5 degree at least low, and relative to the packaging body of equal volume, its heat dissipation performance greatly improves, and product reliability carries significantly It is high.The utility model packaging body heat dissipation performance is close to SOP-8 type package bodies, but the volume of the utility model packaging body only has / 3rd of the volume of SOP-8 type package bodies, greatly reduce packaging cost, realize the miniaturization of packaging body.
The above is only the preferred embodiment of the utility model, it is noted that for the common skill of the art Art personnel, on the premise of the utility model principle is not departed from, can also make some improvements and modifications, these improvements and modifications Also it should be regarded as the scope of protection of the utility model.

Claims (10)

1. a kind of array of lead frames, including multiple lead frames, it is characterised in that each lead frame includes one and is used to place The first kind pin and at least two that at least Ji Dao of a chip, at least two and the Ji Dao are connected can be with the chips The Second Type pin connected using metal lead wire, the first kind pin are oppositely arranged on institute with the Second Type pin The both sides on Shu Ji islands, the width of the first kind pin are more than the width of the Second Type pin.
2. array of lead frames according to claim 1, it is characterised in that the width range of the Second Type pin is 0.35mm~0.45mm.
3. array of lead frames according to claim 1, it is characterised in that the Ji Dao is relative to the first kind Pin is to lower recess.
4. array of lead frames according to claim 3, it is characterised in that the Ji Dao and the first kind pin Junction has an inclined plane, and the scope at the inclination angle of the inclined plane is 50~70 degree.
5. array of lead frames according to claim 1, it is characterised in that each lead frame has a packaging area, In the packaging area, the lead frame surface all covering silver coatings, or the part surface tool of the lead frame There is bar shaped silver coating.
6. a kind of packaging body, it is characterised in that including lead frame described in a lead frame, at least a chip and plastic packaging and described The plastic-sealed body of chip;The lead frame is including Ji Dao, at least two and the Ji Dao first kind pin being connected and at least Two Second Type pins that with the chip metal lead wire can be used to be connected, the first kind pin and second class Type pin is separately positioned on the both sides of the Ji Dao, and the width of the first kind pin is more than the width of the Second Type pin Degree;The chip is arranged on the Ji Dao, and the Second Type pin is connected with the chip by metal lead wire;
The first kind pin and the Second Type pin protrude from the plastic-sealed body.
7. packaging body according to claim 6, it is characterised in that the width range of the Second Type pin is 0.35mm ~0.45mm.
8. packaging body according to claim 6, it is characterised in that the Ji Dao relative to the first kind pin to Lower recess.
9. packaging body according to claim 8, it is characterised in that the junction of the Ji Dao and the first kind pin With an inclined plane, the scope at the inclination angle of the inclined plane is 50~70 degree.
10. packaging body according to claim 6, it is characterised in that in the plastic-sealed body plastic packaging region, the lead frame Frame surface all covers silver coating, or the part surface of the lead frame has bar shaped silver coating.
CN201721476900.9U 2017-11-08 2017-11-08 Array of lead frames and packaging body Active CN207367965U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201721476900.9U CN207367965U (en) 2017-11-08 2017-11-08 Array of lead frames and packaging body

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201721476900.9U CN207367965U (en) 2017-11-08 2017-11-08 Array of lead frames and packaging body

Publications (1)

Publication Number Publication Date
CN207367965U true CN207367965U (en) 2018-05-15

Family

ID=62345718

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201721476900.9U Active CN207367965U (en) 2017-11-08 2017-11-08 Array of lead frames and packaging body

Country Status (1)

Country Link
CN (1) CN207367965U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109935565A (en) * 2019-03-28 2019-06-25 江西芯诚微电子有限公司 A kind of integrated circuit package structure of four pins of band heat dissipation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109935565A (en) * 2019-03-28 2019-06-25 江西芯诚微电子有限公司 A kind of integrated circuit package structure of four pins of band heat dissipation

Similar Documents

Publication Publication Date Title
US20110244633A1 (en) Package assembly for semiconductor devices
CN103700635B (en) Chip packaging structure with cavity and packaging method thereof
WO2017107548A1 (en) Heat dissipating multi-chip frame package structure and preparation method therefor
US8981419B2 (en) Led
CN109727943A (en) A kind of package structure of semiconductor device and its manufacturing method with low thermal resistance
US20140030828A1 (en) Method for manufacturing led
CN207367964U (en) Array of lead frames and packaging body
US20160372406A1 (en) Electronic Device with First and Second Contact Pads and Related Methods
US20030042583A1 (en) Quad flat non-leaded semiconductor package and method of fabricating the same
CN207611765U (en) Lead frame, array of lead frames and packaging body
CN207367965U (en) Array of lead frames and packaging body
CN110323199A (en) A kind of QFN encapsulating structure of more base island lead frame framves and power conversion module
CN103178193A (en) Packaging structure capable of preventing offset of high-power LED (Light Emitting Diode) chip and preparation process of packaging structure
CN103441085B (en) A kind of flip-chip BGA package method
CN102593093A (en) Structure of lead frame in two-chip TO-220 packaging
CN105990298A (en) Chip packaging structure and preparation method thereof
CN102709199B (en) Mold array process method for covering side edge of substrate
CN214848611U (en) Lead frame pin and lead frame
CN104112811B (en) LED packaging method
CN103441106A (en) Chip flip-mounting BGA encapsulating structure
CN209896055U (en) QFN packaging structure of multi-base-island lead frame and power conversion module
CN205845940U (en) Microminiature BGA construction packages structure
CN101459154B (en) Conductive wire rack and encapsulation construction applying the conductive wire rack
CN103441080A (en) Chip front-mounting BGA encapsulating method
CN103441108A (en) Chip front-mounting BGA encapsulating structure

Legal Events

Date Code Title Description
GR01 Patent grant