CN205103810U - Be applied to and count circuit that passes system control software upgrade - Google Patents
Be applied to and count circuit that passes system control software upgrade Download PDFInfo
- Publication number
- CN205103810U CN205103810U CN201520920405.7U CN201520920405U CN205103810U CN 205103810 U CN205103810 U CN 205103810U CN 201520920405 U CN201520920405 U CN 201520920405U CN 205103810 U CN205103810 U CN 205103810U
- Authority
- CN
- China
- Prior art keywords
- resistance
- pin
- upgrading
- triple gate
- system control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The utility model discloses a be applied to and count circuit that passes system control software upgrade includes: resistance R1, one end is connected, and the other end links to each other with 1 foot of tristate gate, resistance R2, a termination software upgrade enable signal, the other end links to each other with 1 foot of tristate gate, the wire jumper, one end ground connection, the other end links to each other with 1 foot of tristate gate, it is continuous with 2 feet of tristate gate that resistance R3, a termination feed the dog signal other end, the tristate gate, 3 foot ground connection, 5 foot power connections, 4 feet link to each other with 4 feet of watchdog chip, resistance R4, one end links to each other with the power, and the other end is connected with 3 feet of watchdog chip, reset signal, 5 foot power connection is connected to watchdog chip, 1 foot, and 2 foot ground connection have realized that upgrading circuit design is reasonable, and the logarithm of being convenient for passes system control software and carries out the technological effect of upgrading.
Description
Technical field
The utility model relates to software upgrading circuit studies field, particularly, relates to a kind of circuit being applied to the upgrading of Data transfer system control software design.
Background technology
Because Data transfer system needs to upgrade to existing software, due to Current software upgrading circuit module upgrade time, infinitely restarting of software can be caused, its main cause is when to when carrying out program Solidification, dog cannot be fed to watchdog chip, thus cause, watchdog chip provides reset signal always.
In sum, present inventor, in the process realizing utility model technical scheme in the embodiment of the present application, finds that above-mentioned technology at least exists following technical matters:
In the prior art, exist when existing Data transfer system is upgraded to software and cause infinitely restarting of software, the technical matters of effectively upgrading cannot be carried out.
Utility model content
The utility model provides a kind of circuit being applied to the upgrading of Data transfer system control software design, solve existence when existing Data transfer system is upgraded to software and cause infinitely restarting of software, the technical matters of effectively upgrading cannot be carried out, achieve upgrading circuit design reasonable, be convenient to the technique effect that logarithm biography system controlling software carries out upgrading.
For solving the problems of the technologies described above, the embodiment of the present application provides a kind of circuit being applied to the upgrading of Data transfer system control software design, and described circuit comprises:
Resistance R1, described resistance R1 one end connects power supply, and the described resistance R1 other end is connected with 1 pin of triple gate; Resistance R2, described resistance R2 mono-termination software upgrading enable signal, this enable signal Low level effective, the described resistance R2 other end is connected with 1 pin of triple gate; Wire jumper, described wire jumper one end ground connection, the described wire jumper other end is connected with 1 pin of triple gate; The one termination feeding-dog signal of resistance R3, described resistance R3, the other end of described resistance R3 is connected with 2 pin of triple gate; Triple gate, 3 pin ground connection of described triple gate, 5 pin of described triple gate connect power supply, and 4 pin of described triple gate are connected with 4 pin of watchdog chip; Resistance R4, one end of described resistance R4 is connected with power supply, and the other end of described resistance R4 is connected with 3 pin of watchdog chip; Watchdog chip, 1 pin of described watchdog chip connects reset signal, and 5 pin of described watchdog chip connect power supply, 2 pin ground connection of described watchdog chip.
Further, the model of described triple gate is SN74AUP1G126, and select 3.3V to power according to its chip handbook, namely 5 pin of described triple gate connect 3.3V power supply.
Further, the model of described watchdog chip is TPS3823, and 5 pin of described watchdog chip connect 3.3V power supply.
Further, described resistance R1 is pull-up resistor, and resistance value is 20 kilohms, and resistance R1 one end connects 3.3V power supply.
Further, described resistance R2, for completing normal upgrading, need select a less valued resistor, be set as 100 ohm in this design module.
Further, described resistance R3 is the resistance connecting feeding-dog signal and triple gate, is designed to 33 ohm in this design module.
Further, one end of described resistance R4 is connected with 3.3V power supply.
The one or more technical schemes provided in the embodiment of the present application, at least have following technique effect or advantage:
Solve existence when existing Data transfer system is upgraded to software and cause infinitely restarting of software, the technical matters of effectively upgrading cannot be carried out, achieve upgrading circuit design reasonable, be convenient to the technique effect that logarithm biography system controlling software carries out upgrading.
Accompanying drawing explanation
Accompanying drawing described herein is used to provide the further understanding to the utility model embodiment, forms a application's part, does not form the restriction to the utility model embodiment.In the accompanying drawings:
Fig. 1 is the connection diagram of the circuit being applied to the upgrading of Data transfer system control software design in the embodiment of the present application one.
Embodiment
The utility model provides a kind of circuit being applied to the upgrading of Data transfer system control software design, solve existence when existing Data transfer system is upgraded to software and cause infinitely restarting of software, the technical matters of effectively upgrading cannot be carried out, achieve upgrading circuit design reasonable, be convenient to the technique effect that logarithm biography system controlling software carries out upgrading.
As shown in Figure 1, this circuit forms by with lower component software upgrading circuit theory diagrams: resistance R1, and this resistance value is 20 kilohms, and its one end connects 3.3V power supply, and the other end is connected with 1 pin of triple gate; Resistance R2, this resistance value is 100 ohm, one termination software upgrading enable signal, this enable signal Low level effective, and the other end is connected with 1 pin of triple gate; Wire jumper, this wire jumper one end is connected to the ground, and the other end is connected with 1 pin of triple gate; Resistance R3, this resistance value is 33 ohm, and one end is connected with WDT, and the other end is connected with 2 pin of triple gate; Triple gate, triple gate adopts SN74AUP1G126, and its 3 pin is connected to ground, and 5 pin connect 3.3V power supply, and 4 pin are connected with 4 pin of watchdog chip; Resistance R4, its one end is connected with 3.3V power supply, and the other end is connected with 3 pin of watchdog chip; Watchdog chip, this chip adopts TPS3823, and its 1 pin connects reset signal, and 5 pin connect 3.3V power supply, 2 pin ground connection.
As shown in Figure 1, when needs program curing, first with jumper cap, wire jumper is communicated with, now export to triple gate enable signal to be dragged down by force, triple gate does not work, export high resistant, the WDI pin (4 pin) making watchdog chip is high-impedance state, and now watchdog chip does not work, thus can complete the normal cure of program, after program Solidification completes, take down jumper cap, because software upgrading signal does not now have enable making, so triple gate can normally work, exportable feeding-dog signal is to watchdog chip, and whole system can normally work.When needs carry out software upgrading, software upgrading signal is low level, now triple gate does not work, and exports high resistant, watchdog chip is not worked, thus the normal cure of program can be completed, after upgrading completes, enable signal is high, and triple gate normally works, export feeding-dog signal to watchdog chip, whole system normally works.
Observation circuit in the past does not add triple gate, like this when need to software upgrading process in, due to can not feeding-dog signal be produced, will cause infinitely restarting in escalation process, in this case, when upgrade software, can only force watchdog chip to be forbidden run by outside gimmick, after utilizing this circuit module, only need to utilize a wire jumper just normally can upgrade to software, also can not affect the normal work of watchdog chip simultaneously.
Technical scheme in above-mentioned the embodiment of the present application, at least has following technique effect or advantage:
Solve existence when existing Data transfer system is upgraded to software and cause infinitely restarting of software, the technical matters of effectively upgrading cannot be carried out, achieve upgrading circuit design reasonable, be convenient to the technique effect that logarithm biography system controlling software carries out upgrading.
Although described preferred embodiment of the present utility model, those skilled in the art once obtain the basic creative concept of cicada, then can make other change and amendment to these embodiments.So claims are intended to be interpreted as comprising preferred embodiment and falling into all changes and the amendment of the utility model scope.
Obviously, those skilled in the art can carry out various change and modification to the utility model and not depart from spirit and scope of the present utility model.Like this, if these amendments of the present utility model and modification belong within the scope of the utility model claim and equivalent technologies thereof, then the utility model is also intended to comprise these change and modification.
Claims (7)
1. be applied to a circuit for Data transfer system control software design upgrading, it is characterized in that, described circuit comprises:
Resistance R1, described resistance R1 one end connects power supply, and the described resistance R1 other end is connected with 1 pin of triple gate; Resistance R2, described resistance R2 mono-termination software upgrading enable signal, the described resistance R2 other end is connected with 1 pin of triple gate; Wire jumper, described wire jumper one end ground connection, the described wire jumper other end is connected with 1 pin of triple gate; The one termination feeding-dog signal of resistance R3, described resistance R3, the other end of described resistance R3 is connected with 2 pin of triple gate; Triple gate, 3 pin ground connection of described triple gate, 5 pin of described triple gate connect power supply, and 4 pin of described triple gate are connected with 4 pin of watchdog chip; Resistance R4, one end of described resistance R4 is connected with power supply, and the other end of described resistance R4 is connected with 3 pin of watchdog chip; Watchdog chip, 1 pin of described watchdog chip connects reset signal, and 5 pin of described watchdog chip connect power supply, 2 pin ground connection of described watchdog chip.
2. the circuit being applied to the upgrading of Data transfer system control software design according to claim 1, it is characterized in that, the model of described triple gate is SN74AUP1G126, and 5 pin of described triple gate connect 3.3V power supply.
3. the circuit being applied to the upgrading of Data transfer system control software design according to claim 1, it is characterized in that, the model of described watchdog chip is TPS3823, and 5 pin of described watchdog chip connect 3.3V power supply.
4. the circuit being applied to the upgrading of Data transfer system control software design according to claim 1, it is characterized in that, the resistance value of described resistance R1 is 20 kilohms, and resistance R1 one end connects 3.3V power supply.
5. the circuit being applied to the upgrading of Data transfer system control software design according to claim 1, it is characterized in that, the resistance value of described resistance R2 is 100 ohm.
6. the circuit being applied to the upgrading of Data transfer system control software design according to claim 1, it is characterized in that, the resistance value of described resistance R3 is 33 ohm.
7. the circuit being applied to the upgrading of Data transfer system control software design according to claim 1, it is characterized in that, one end of described resistance R4 is connected with 3.3V power supply.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520920405.7U CN205103810U (en) | 2015-11-18 | 2015-11-18 | Be applied to and count circuit that passes system control software upgrade |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520920405.7U CN205103810U (en) | 2015-11-18 | 2015-11-18 | Be applied to and count circuit that passes system control software upgrade |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205103810U true CN205103810U (en) | 2016-03-23 |
Family
ID=55519580
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520920405.7U Active CN205103810U (en) | 2015-11-18 | 2015-11-18 | Be applied to and count circuit that passes system control software upgrade |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205103810U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110471672A (en) * | 2019-08-13 | 2019-11-19 | 天津津航计算技术研究所 | A kind of anti-coded lock dead circuit of the DSP programming of logic-based chip |
| CN111090323A (en) * | 2019-12-24 | 2020-05-01 | 上海移远通信科技有限公司 | Power-off protection circuit of control chip, software upgrading circuit and control system |
| CN111400725A (en) * | 2019-01-03 | 2020-07-10 | 西安中车永电捷通电气有限公司 | Method for preventing chip from locking, chip and storage medium |
-
2015
- 2015-11-18 CN CN201520920405.7U patent/CN205103810U/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111400725A (en) * | 2019-01-03 | 2020-07-10 | 西安中车永电捷通电气有限公司 | Method for preventing chip from locking, chip and storage medium |
| CN110471672A (en) * | 2019-08-13 | 2019-11-19 | 天津津航计算技术研究所 | A kind of anti-coded lock dead circuit of the DSP programming of logic-based chip |
| CN111090323A (en) * | 2019-12-24 | 2020-05-01 | 上海移远通信科技有限公司 | Power-off protection circuit of control chip, software upgrading circuit and control system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN205103810U (en) | Be applied to and count circuit that passes system control software upgrade | |
| CN103092175B (en) | Controlling method and device for serial clock line (SCL) between inter-integrated circuit (I2C) master equipment and slave equipment | |
| CN204836132U (en) | Serial interface on communication equipment's veneer switches control circuit | |
| CN103838700A (en) | Level multiplexing control serial communication device and method | |
| CN205160512U (en) | RS485 circuit and metering device who makes with this circuit | |
| CN201374062Y (en) | FPGA on-line configuration circuit | |
| CN103605306B (en) | Communication device based on the extension of UART communication interface | |
| CN206224459U (en) | A kind of SCM Based Serial Communication for Multi-computer System circuit | |
| CN206178791U (en) | PCIE bus bridge interface based on FPGA | |
| CN201576187U (en) | Electronic jacquard control system | |
| CN204116869U (en) | A kind of director demon download circuit | |
| CN107894930A (en) | The method and apparatus of deadlock status data passive recovery processing | |
| CN204440258U (en) | A kind of circuit board efficiently downloading and debug | |
| CN103324544A (en) | Online debugging circuit for single chip microcomputer system with external watchdog | |
| CN205210574U (en) | Two obs core control modules based on microcontroller realizes FPGA data configuration | |
| CN204697180U (en) | Chip main board and television set | |
| CN204808314U (en) | USB concentrator | |
| CN203151466U (en) | Positive-negative logic level conversion switching circuit | |
| CN206627943U (en) | A kind of control circuit | |
| CN206921076U (en) | Debugging device for M.2 interface | |
| CN103019994B (en) | Variable Baud rate serial communication interface circuit based on FPGA (field programmable gate array) | |
| CN204480237U (en) | A kind of connector, universal serial bus device and intelligent terminal | |
| CN203759699U (en) | Novel USB (universal serial bus) to serial communication interface cable | |
| CN206075117U (en) | A kind of multi-axis motion controller | |
| CN205945996U (en) | High definition multimedia interface's multiplex circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |