CN206921076U - Debugging device for M.2 interface - Google Patents
Debugging device for M.2 interface Download PDFInfo
- Publication number
- CN206921076U CN206921076U CN201720823372.3U CN201720823372U CN206921076U CN 206921076 U CN206921076 U CN 206921076U CN 201720823372 U CN201720823372 U CN 201720823372U CN 206921076 U CN206921076 U CN 206921076U
- Authority
- CN
- China
- Prior art keywords
- drive circuit
- interface
- signal connector
- signal
- espi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The utility model discloses a kind of Debugging device for being used for M.2 interface, including:The signal connector being connected with the vacant pin of the M.2 interface, the drive circuit coupled with the signal connector and the signal prompt unit being connected with the drive circuit.Due to drawing the coherent signal needed by the vacant pin of M.2 interface, signal is carried out by related conversion by drive circuit and cue is exported by Tip element, so as to understand the relevant information of main frame by cue so that debugging and diagnosis can be realized by being equipped with the main frame of M.2 interface.
Description
Technical field
Electronic technology field is the utility model is related to, more particularly to a kind of Debugging device for being used for M.2 interface.
Background technology
M.2 interface, that is, NGFF, i.e. Next Generation Form Factor, it is that one kind that Intel is released is replaced
For the new interface specifications of mini PCIE/mSATA, for the equipment compared to mini PCIE/mSATA interfaces, M.2 interface is equipped with
Machine can be done more frivolous.
M.2 interface is the interface specification newly released, and is equipped with the main frame plank of M.2 interface when starting shooting debugging, it is impossible to adopt
With the commissioning device of the mini PCIE interfaces relatively to pass through on the market at present, this gives start debugging, in batches system-level debugging, life
The diagnosis of defective products brings very big inconvenience in production.
Utility model content
Main purpose of the present utility model is to propose a kind of Debugging device for being used for M.2 interface, it is intended to is solved existing
The problem of being equipped with the main frame of M.2 interface can not be debugged.
To achieve the above object, the utility model proposes a kind of Debugging device for being used for M.2 interface, including:With
M.2 the interface vacant pin connection signal connector, the drive circuit coupled with the signal connector and with institute
State the signal prompt unit of drive circuit connection.
Preferably, the signal connector includes LPC/ESPI connectors, and the drive circuit includes and the LPC/
The LPC/ESPI of ESPI connectors coupling turns 7 segment numeral tube drive circuits, and the signal prompt unit includes and the LPC/
ESPI turns 7 segment numeral pipes of 7 segment numeral tube drive circuits coupling.
Preferably, the signal connector includes reset signal connector, and the drive circuit includes believing with described reset
The LED drive circuit of number connector coupling, the signal prompt unit include the LED coupled with the LED drive circuit.
Preferably, the signal connector includes clock signal connector, and the drive circuit includes believing with the clock
The LED drive circuit of number connector coupling, the signal prompt unit include the LED coupled with the LED drive circuit.
Technical solutions of the utility model pass through drive due to drawing the coherent signal needed by the vacant pin of M.2 interface
Signal is carried out related conversion and exports cue by Tip element by dynamic circuit, is led so as to be understood by cue
The relevant information of machine so that debugging and diagnosis can be realized by being equipped with the main frame of M.2 interface.
Brief description of the drawings
, below will be to embodiment in order to illustrate more clearly of the utility model embodiment or technical scheme of the prior art
Or the required accompanying drawing used is briefly described in description of the prior art, it should be apparent that, drawings in the following description are only
It is some embodiments of the utility model, for those of ordinary skill in the art, is not paying the premise of creative work
Under, other accompanying drawings can also be obtained according to the structure shown in these accompanying drawings.
Fig. 1 is the structural representation of the embodiment of the utility model Debugging device one.
Drawing reference numeral explanation:
Realization, functional characteristics and the advantage of the utility model purpose will be described further referring to the drawings in conjunction with the embodiments.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the embodiment of the utility model is carried out
Clearly and completely describing, it is clear that described embodiment is only part of the embodiment of the present utility model, rather than all
Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not making creative work premise
Lower obtained every other embodiment, belong to the scope of the utility model protection.
If it is to be appreciated that related in the utility model embodiment directionality instruction (such as upper and lower, left and right, it is preceding,
Afterwards ...), then directionality instruction be only used for explain it is relative between each part under a certain particular pose (as shown in drawings)
Position relationship, motion conditions etc., if the particular pose changes, directionality instruction also correspondingly changes therewith.
If, should " first ", " the in addition, relate to the description of " first ", " second " etc. in the utility model embodiment
Two " etc. description is only used for describing purpose, and it is not intended that instruction or implying its relative importance or implicit indicating meaning
The quantity of the technical characteristic shown.Thus, " first " is defined, the feature of " second " can express or implicitly include at least one
Individual this feature.In addition, the technical scheme between each embodiment can be combined with each other, but must be with ordinary skill
Personnel can be implemented as basis, and this technical side is will be understood that when the combination appearance of technical scheme is conflicting or can not realize
The combination of case is not present, also not within the protection domain of the requires of the utility model.
The utility model proposes a kind of Debugging device, for the main frame with M.2 interface to be debugged and diagnosed,
For example, booting up debugging, system-level debugging, defective products diagnosis etc. is carried out in batch production.
In the utility model embodiment, as shown in Figure 1, there is provided a kind of Debugging device 10 for being used for M.2 interface,
The Debugging device 10 includes:For the signal connector being connected with the vacant pin of the M.2 interface 20, with the signal
The drive circuit of connector coupling and the signal prompt unit being connected with the drive circuit.It should be noted that due to M.2
Interface has 75 stitch numbers, and what is wherein really used is only a part therein, some stitch be it is vacant reserved, with
Facilitate follow-up evolution and development.And in the present embodiment, the coherent signal needed is drawn by the vacant pin of M.2 interface, passed through
Signal is carried out related conversion and exports cue by Tip element by drive circuit, so as to be understood by cue
The relevant information of main frame so that debugging and diagnosis can be realized by being equipped with the main frame of M.2 interface.
As shown in figure 1, as a kind of embodiment, described signal connector can include LPC/ESPI connectors 11,
The LPC/ESPI that the drive circuit can include coupling with the LPC/ESPI connectors 11 turns 7 segment numeral tube drive circuits
12, the signal prompt unit includes the 7 segment numeral pipes 13 for turning 7 segment numeral tube drive circuits 12 with the LPC/ESPI and coupling.
Wherein, it can be CPLD/FPGA chips or similar special circuit that LPC/ESPI, which turns 7 segment numeral tube drive circuits 12, by opening
Send out software solidification corresponding to chip to realize corresponding function.LPC/ESPI turns 7 segment numeral tube drive circuits 12 and passes through LPC/
ESPI connectors 11 obtain the signal of M.2 corresponding vacant pin on interface, convert thereof into what 7 segment numeral pipes 13 can be shown
To induction signal, it is achieved thereby that the function of debugging and diagnosis.
As shown in figure 1, as another embodiment, the signal connector can include reset signal connector 14,
The drive circuit includes the LED drive circuit 16 coupled with the reset signal connector 14, the signal prompt unit bag
Include the LED17 coupled with the LED drive circuit 16.Reset signal is critically important signal during mainboard starting, this reality
Apply example to express what it was simply understood by LED light, motherboard normal boot-strap, then reset signal LED light
Reversion instruction is carried out to reset condition, it is very eye-catching, eliminate the work that engineering to be done measures.
As shown in figure 1, as another embodiment, the signal connector includes clock signal connector 15, described
Drive circuit includes the LED drive circuit 16 that couple with the clock signal connector 15, the signal prompt unit including with
The LED17 that the LED drive circuit 16 couples.Clock signal is also critically important signal during mainboard starting, motherboard
When starting shooting normal, clock signal LED light can not then stop to flash, and reach the purpose of checkout and diagnosis.
Certainly, other interfaces related to mainboard system exploitation are extracted by contact pin or other connectors, Ke Yiji
Big convenient exploitation debugging efforts, these signals can include but is not limited to such as rs 232 serial interface signal, I2C signals, SPI signal.
Preferred embodiment of the present utility model is the foregoing is only, not thereby limits the scope of the claims of the present utility model,
Every equivalent structure change under inventive concept of the present utility model, made using the utility model specification and accompanying drawing content
Change, or directly/be used in other related technical areas indirectly and be included in scope of patent protection of the present utility model.
Claims (4)
- A kind of 1. Debugging device for being used for M.2 interface, it is characterised in that including:Connect with the vacant pin of the M.2 interface The signal connector connect, the drive circuit coupled with the signal connector and the signal prompt being connected with the drive circuit Unit.
- 2. the Debugging device as claimed in claim 1 for being used for M.2 interface, it is characterised in that the signal connector bag LPC/ESPI connectors are included, the LPC/ESPI that the drive circuit includes coupling with the LPC/ESPI connectors turns 7 segment numerals Tube drive circuit, the signal prompt unit include 7 segment numerals for turning 7 segment numeral tube drive circuits with the LPC/ESPI and coupling Pipe.
- 3. the Debugging device as claimed in claim 1 for being used for M.2 interface, it is characterised in that the signal connector bag Reset signal connector is included, the drive circuit includes the LED drive circuit coupled with the reset signal connector, the letter Number Tip element includes the LED coupled with the LED drive circuit.
- 4. the Debugging device as claimed in claim 1 for being used for M.2 interface, it is characterised in that the signal connector bag Clock signal connector is included, the drive circuit includes the LED drive circuit coupled with the clock signal connector, the letter Number Tip element includes the LED coupled with the LED drive circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720823372.3U CN206921076U (en) | 2017-07-07 | 2017-07-07 | Debugging device for M.2 interface |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720823372.3U CN206921076U (en) | 2017-07-07 | 2017-07-07 | Debugging device for M.2 interface |
Publications (1)
Publication Number | Publication Date |
---|---|
CN206921076U true CN206921076U (en) | 2018-01-23 |
Family
ID=61336333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201720823372.3U Active CN206921076U (en) | 2017-07-07 | 2017-07-07 | Debugging device for M.2 interface |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN206921076U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109188145A (en) * | 2018-09-21 | 2019-01-11 | 郑州云海信息技术有限公司 | A kind of test fixture for M.2 interface |
-
2017
- 2017-07-07 CN CN201720823372.3U patent/CN206921076U/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109188145A (en) * | 2018-09-21 | 2019-01-11 | 郑州云海信息技术有限公司 | A kind of test fixture for M.2 interface |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103744769A (en) | Rapid error positioning method of power supply of server based on complex programmable logic device (CPLD) | |
CN102750243A (en) | Easily-debugged embedded system of complex SD (secure digital) interface | |
CN107463522A (en) | Oculink adapters and server based on the Oculink adapters, the method for connecting PCIE device | |
CN109298266A (en) | Test macro, test method, test device and storage medium | |
CN206921076U (en) | Debugging device for M.2 interface | |
CN102768561B (en) | Design method for twinbridge piece mainboard redundancy | |
CN105701011A (en) | Debugging method, electronic product applying debugging method and debugging card | |
CN207182186U (en) | It is a kind of that there is LED to show and the UI plates of versatile interface | |
CN104793081A (en) | USB (universal serial bus) interface detection device and method | |
CN206039399U (en) | Embedded hardware systems with debugging facility | |
CN205103810U (en) | Be applied to and count circuit that passes system control software upgrade | |
CN112069000A (en) | Test circuit for compatibility of main control chip and storage chip | |
CN207732510U (en) | A kind of soft straight-through letter fail-safe system based on detection of power loss | |
CN103389438B (en) | A kind of for the welding detection system with cpu pcb and method | |
CN101551766A (en) | Device and method for displaying BIOS error detecting code | |
CN203658990U (en) | Debugging device for central processing unit | |
CN102455972A (en) | Programming device | |
CN206411570U (en) | A kind of external high speed signal attachment means of full ruggedized computer | |
CN205210259U (en) | EMMC test circuit | |
CN213024374U (en) | Test circuit for compatibility of main control chip and storage chip | |
CN210155655U (en) | USB converter for signals of wiegand and serial port | |
CN109684216A (en) | A kind of commissioning device and electronic equipment | |
CN102221650B (en) | Testing module for adapter element | |
CN110568341A (en) | System for automatically testing welding state of IO (input/output) interface function of PCBA (printed circuit board assembly) mainboard | |
CN105426333A (en) | Main board structure facilitating fast upgrading of main board platform |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of utility model: A debugging diagnostic device for interface M. 2 Effective date of registration: 20190619 Granted publication date: 20180123 Pledgee: Guangdong Guangdong Bank Shenzhen branch of Limited by Share Ltd Pledgor: Hai Linke Information Technology Co., Ltd of Shenzhen Registration number: 2019440020050 |
|
PE01 | Entry into force of the registration of the contract for pledge of patent right |