CN204407321U - A kind of multi-turn ultrathin package device - Google Patents
A kind of multi-turn ultrathin package device Download PDFInfo
- Publication number
- CN204407321U CN204407321U CN201520003435.1U CN201520003435U CN204407321U CN 204407321 U CN204407321 U CN 204407321U CN 201520003435 U CN201520003435 U CN 201520003435U CN 204407321 U CN204407321 U CN 204407321U
- Authority
- CN
- China
- Prior art keywords
- turn
- package device
- copper articulamentum
- articulamentum
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Abstract
The utility model discloses a kind of multi-turn ultrathin package device, comprise plastic-sealed body and be encapsulated in the chip in plastic-sealed body, silver coating, plating NiPdAu layer, copper articulamentum and bonding line, chip, silver coating, copper articulamentum, plating NiPdAu layer and bonding line constitute power supply and the signalling channel of circuit, described copper articulamentum has multiple, the upper surface of each copper articulamentum and lower surface are respectively arranged with silver coating and plating NiPdAu layer, described multiple silver coatings are separate, described chip is arranged on part silver coating, the silver-plated interval of chipless is connected with chip by bonding line, due to can so as not to plating, exempt from pad pasting, production cost can significantly reduce, product is more competitive.
Description
Technical field
The utility model belongs to integrated antenna package technical field, is specifically related to a kind of multi-turn ultrathin package device.
Background technology
QFN (the Quad Flat No-leadPackage of integrated circuit, quad flat non-pin package) and DFN (Dual Flat Package, bilateral pin flat packaging) in recent years along with communication apparatus (as base station, switch), smart mobile phone, portable set (as panel computer), wearable device (as intelligent watch, intelligent glasses, Intelligent bracelet etc.) universal and developing rapidly, be specially adapted to the encapsulation of the large scale integrated circuit of the electrical requirements such as high frequency, high bandwidth, low noise, high heat conduction, small size, high speed.
QFN/DFN efficiently utilizes the encapsulated space of terminal pin, thus improves packaging efficiency significantly.This encapsulation due to go between short and small, plastic-sealed body size is little, packaging body is thin, can make CPU volume-diminished 30%-50%, has good heat dispersion simultaneously.
Traditional QFN/DFN mainly has the following disadvantages: one is that design and fabrication cycle are long, and cost compare is high; Two is restrictions that the arrangement of salient point and the dense degree of I/O are subject to Frame Design and frame manufacturing process; Three is frameworks after corrosion is thinning, has the risk of slip in mould, and package reliability can not get ensureing; Four is that traditional QFN/DFN product thickness is still larger, cannot meet the demand of current portable set to small size, high-density packages.
Utility model content
The purpose of this utility model is for above-mentioned the deficiencies in the prior art, provides a kind of ultrathin package device of exempting from pad pasting, exempting from plating connected based on bonding line.
The utility model solves the technical scheme that its technical problem adopts: a kind of multi-turn ultrathin package device, comprise plastic-sealed body and be encapsulated in the chip in plastic-sealed body, metal salient point, silver coating, plating NiPdAu layer and copper articulamentum, chip, metal salient point, silver coating, copper articulamentum and plating NiPdAu layer constitute power supply and the signalling channel of circuit, described copper articulamentum has multiple and surface area is not identical, the copper articulamentum of multiple large surface area surrounds the copper articulamentum of some small surface area, the upper surface of each copper articulamentum and lower surface are respectively arranged with silver coating and plating NiPdAu layer, described multiple silver coatings are separate, described chip soldering junction is provided with multiple metal salient point, chip is connected with multiple silver coating by metal salient point simultaneously.
Described a kind of multi-turn ultrathin package device, the copper articulamentum of its multiple large surface area and the copper articulamentum of small surface area formed respectively one square.
Described a kind of multi-turn ultrathin package device, its copper articulamentum has the square face of two kinds of different sizes.
Described a kind of multi-turn ultrathin package device, the thickness of its silver coating and plating NiPdAu layer is 3-5um.
Described a kind of multi-turn ultrathin package device, the thickness of its plastic-sealed body is less than 0.35mm.
Described a kind of multi-turn ultrathin package device, one group of relative edge of its copper articulamentum lower end is provided with chamfering.
Described a kind of multi-turn ultrathin package device, its chamfering is right angle chamfering.
The beneficial effects of the utility model are: by direct pressure welding on the metal salient point be implanted with after electrosilvering, also by the method realization of routing direct after electrosilvering and being communicated with of external circuit, packaging part will plate NiPdAu layer as the signal interface channel with external circuit, be equivalent to " pin " of common encapsulation, plating link can be saved; One deck copper articulamentum is increased between silver coating and frame base, one group of relative edge of copper articulamentum lower end is provided with chamfering, and after plastic packaging, plastic packaging material fills the groove of full copper chamfering layer, forms effective anti-traction structure, significantly reduce framework after corrosion is thinning, the risk of sliding in mould.
Accompanying drawing explanation
Fig. 1 is profile of the present utility model;
Fig. 2 is vertical view of the present utility model.
Each Reference numeral is: 2-metal salient point, 3-chip, 4-plastic-sealed body, 5-silver coating, 6-plating NiPdAu layer, 7-copper articulamentum.
Embodiment
Below in conjunction with accompanying drawing, the utility model is described in further detail.
With reference to shown in Fig. 1, the utility model discloses a kind of multi-turn ultrathin package device, comprise plastic-sealed body 4 and be encapsulated in the chip 3 in plastic-sealed body 4, metal salient point 2, silver coating 5, plating NiPdAu layer 6 and copper articulamentum 7, chip 3, metal salient point 2, silver coating 5, copper articulamentum 7 and plating NiPdAu layer 6 constitute power supply and the signalling channel of circuit, described copper articulamentum 7 has multiple and surface area is not identical, can be vary in size, also can be that shape is different, the copper articulamentum 7 of multiple large surface area surrounds the copper articulamentum 7 of some small surface area, the upper surface of each copper articulamentum 7 and lower surface are respectively arranged with silver coating 5 and plating NiPdAu layer 6, described multiple silver coatings 5 are separate, described chip 3 solder side is provided with multiple metal salient point 2, chip 3 is connected with multiple silver coating 5 by metal salient point 2 simultaneously, from top to bottom, metal salient point 2, silver coating 5, copper articulamentum 7, plating NiPdAu layer 6 forms " pinned " structure be communicated with external circuit, namely the plating NiPdAu layer 6 be exposed can be used as solder joint, a packaging body can arrange the such solder joint of multi-turn.
Further, as shown in Figure 2, the copper articulamentum 7 of eight large surface areas forms a larger square, and the copper articulamentum of four small surface area forms a less square, and large square surrounds little square, thus forms multi-turn structure.
Because the thickness of silver coating 5 and plating NiPdAu layer 6 is 3-5um, greatly reduce the thickness of QFN/DFN encapsulating products, the thickness of plastic-sealed body 4 can be set to be less than 0.35mm, and traditional QFN/DFN packaging body thickness is at more than 0.7mm, the technology that the utility model provides can make packaging body thickness reduce 100%.
Further, one group of relative edge of copper articulamentum 7 lower end is provided with chamfering, as a kind of preferred embodiment, chamfering can also be arranged to right angle chamfering, not only form effective anti-traction structure, after plastic packaging, plastic packaging material fills the groove of full copper chamfering layer, form effective anti-traction structure, significantly reduce framework after corrosion is thinning, the risk of sliding in mould, also greatly facilitates the processing of copper articulamentum 7, simultaneously, reduce plastic packaging material pressure, add the bonding area of plastic packaging material and metal framework, package reliability significantly promotes.
The utility model shortens the production cycle, and better realize the interconnected of chip and carrier, make I/O more crypto set, cost is lower.The more important thing is, form effective anti-traction structure after plastic packaging, reduce plastic packaging material pressure, add the bonding area of plastic packaging material and metal framework, greatly improve the reliability of encapsulation
Traditional QFN/DFN framework, in order to prevent occurring during plastic packaging " overflow glue ", a skim is posted at the framework back side, and the utility model is owing to having plated layer of Ni PdAu above framework, the effect of isolation plastic packaging material can be played, plastic packaging post-etching falls framework, can play the effect preventing " overflow glue " equally, so just can save the process of framework manufacturer " pad pasting ".
The packaging part provided due to the utility model can in order to avoid plating, exempt from pad pasting, and production cost can significantly reduce, and product is more competitive.
Above-described embodiment is illustrative principle of the present utility model and effect thereof only; and the embodiment that part is used; for the person of ordinary skill of the art; under the prerequisite not departing from the utility model creation design; can also make some distortion and improvement, these all belong to protection range of the present utility model.
Claims (7)
1. a multi-turn ultrathin package device, it is characterized in that: comprise plastic-sealed body (4) and be encapsulated in the chip (3) in plastic-sealed body (4), metal salient point (2), silver coating (5), plating NiPdAu layer (6) and copper articulamentum (7), chip (3), metal salient point (2), silver coating (5), copper articulamentum (7) and plating NiPdAu layer (6) constitute power supply and the signalling channel of circuit, described copper articulamentum (7) has multiple and surface area is not identical, the copper articulamentum (7) of multiple large surface area surrounds the copper articulamentum (7) of some small surface area, the upper surface of each copper articulamentum (7) and lower surface are respectively arranged with silver coating (5) and plating NiPdAu layer (6), described multiple silver coatings (5) are separate, described chip (3) solder side is provided with multiple metal salient point (2), chip (3) is connected with multiple silver coating (5) by metal salient point (2) simultaneously.
2. a kind of multi-turn ultrathin package device according to claim 1, is characterized in that, the copper articulamentum (7) of described multiple large surface areas and the copper articulamentum (7) of small surface area formed respectively one square.
3. a kind of multi-turn ultrathin package device according to claim 2, is characterized in that, described copper articulamentum (7) has the square face of two kinds of different sizes.
4. a kind of multi-turn ultrathin package device according to claim 3, is characterized in that, the thickness of described silver coating (5) and plating NiPdAu layer (6) is 3-5um.
5. a kind of multi-turn ultrathin package device according to claim 4, is characterized in that, the thickness of described plastic-sealed body (4) is less than 0.35mm.
6. a kind of multi-turn ultrathin package device according to claim 5, is characterized in that, one group of relative edge of described copper articulamentum (7) lower end is provided with chamfering.
7. a kind of multi-turn ultrathin package device according to claim 6, is characterized in that, described chamfering is right angle chamfering.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520003435.1U CN204407321U (en) | 2015-01-05 | 2015-01-05 | A kind of multi-turn ultrathin package device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520003435.1U CN204407321U (en) | 2015-01-05 | 2015-01-05 | A kind of multi-turn ultrathin package device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204407321U true CN204407321U (en) | 2015-06-17 |
Family
ID=53431158
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520003435.1U Active CN204407321U (en) | 2015-01-05 | 2015-01-05 | A kind of multi-turn ultrathin package device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204407321U (en) |
-
2015
- 2015-01-05 CN CN201520003435.1U patent/CN204407321U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204348715U (en) | A kind of ultrathin package device | |
| CN105514079A (en) | Integrated circuit package structure and manufacturing technology thereof | |
| CN202977380U (en) | Line type pressure welding clamp used for QFN, DFN integrated circuit packaging | |
| CN204407321U (en) | A kind of multi-turn ultrathin package device | |
| CN204348707U (en) | A kind of ultra-thin potted element | |
| CN203260570U (en) | Carrier-free novel package based on frame corrosion bump | |
| CN203733783U (en) | Lead frame | |
| CN105870100A (en) | Ultrathin packaging component and manufacturing technique thereof | |
| CN105895615A (en) | Ultra-thin packaging element and manufacturing process thereof | |
| CN203826370U (en) | Lead framework for small power device | |
| CN105355567A (en) | Double-sided etching water drop salient point type package structure and process method thereof | |
| CN203589000U (en) | Plastic packaging piece based on frameless CSP packaging back ball mounting | |
| CN204361085U (en) | Die-attach area height heat conduction flip-chip encapsulating structure | |
| CN204375733U (en) | A kind of Double-lead-frame | |
| CN103094128A (en) | Fan-out Panel Level ball grid array (BGA) package part manufacture process | |
| CN112349673A (en) | Ultrathin packaging part based on bonding wire connection and manufacturing process thereof | |
| CN103441085A (en) | Chip flip-mounting BGA encapsulating method | |
| CN203260569U (en) | Pin extended fan-in diffusion panel type BGA package | |
| CN105551971A (en) | Integrated circuit packaging structure and packaging technology based on Flip-chip connection | |
| CN203481213U (en) | Packaging member based on framework connected through bonding wires | |
| CN102013419A (en) | Carrier band for packaging minitype radio-frequency module | |
| CN105206594A (en) | Single-sided etching water-drop convex point type package structure and process method thereof | |
| CN203690287U (en) | Packaging device employing silvering technology based on framework | |
| CN205211793U (en) | LED support | |
| CN203850289U (en) | Plastic-sealed lead frame for low-power electrical appliances |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |