CN204216033U - Lead frame, semiconductor package body - Google Patents
Lead frame, semiconductor package body Download PDFInfo
- Publication number
- CN204216033U CN204216033U CN201420758178.8U CN201420758178U CN204216033U CN 204216033 U CN204216033 U CN 204216033U CN 201420758178 U CN201420758178 U CN 201420758178U CN 204216033 U CN204216033 U CN 204216033U
- Authority
- CN
- China
- Prior art keywords
- independent blocks
- supporting disk
- wafer
- lead frame
- connecting rod
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 18
- 239000000084 colloidal system Substances 0.000 claims abstract description 18
- 238000004806 packaging method and process Methods 0.000 claims description 5
- 238000012856 packing Methods 0.000 claims description 4
- 238000005538 encapsulation Methods 0.000 abstract description 16
- 238000007711 solidification Methods 0.000 abstract description 5
- 230000008023 solidification Effects 0.000 abstract description 5
- 238000000034 method Methods 0.000 description 17
- 239000007788 liquid Substances 0.000 description 11
- 239000010408 film Substances 0.000 description 7
- 210000003205 muscle Anatomy 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 238000005520 cutting process Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000005452 bending Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
The utility model relates to lead frame, semiconductor package body.A kind of lead frame: supporting disk, it is configured as bearing wafer, the connecting rod that described supporting disk comprises multiple independent blocks and is connected between independent blocks, and the thickness at least partially in described connecting rod is less than the thickness of described independent blocks; Be positioned at least one pin array around described supporting disk, it is configured as being connected to the wafer being carried on described supporting disk.After encapsulating encapsulation, by the solidification colloid in the gap between the periphery of wafer of supporting disk and carrying thereof, the upper surface of wafer and described multiple block, wafer and supporting disk are coated togather securely.
Description
Technical field
The utility model relates generally to chip package, more specifically, relates to the encapsulation of lead frame (Lead Frame) structure.
Background technology
Lead frame is as the chip carrier of integrated circuit, it is a kind of electric connection realizing chip internal circuits exit and outer lead by means of bonding material (spun gold, copper wire, aluminium wire), form the key structure part of conductive loops, it serves the function served as bridge be connected with outer lead.All use lead frame in most semiconductor integrated block, it is basic material important in electronics and information industry.
Utility model content
Along with the raising of chip package density, the size of circuit chip and the size of lead frame heat dissipation base (supporting disk) more and more close.Along with crystalline size is increasing, the stress problem that different materials brings, the glue-line problem such as to come unstuck is more and more outstanding, even causes product not reach reliability requirement.Existing lead frame and semiconductor packaging are still further improved.
In an embodiment of the present utility model, disclose a kind of lead frame, this lead frame comprises: supporting disk, it is configured as bearing wafer, the connecting rod that described supporting disk comprises multiple independent blocks and is connected between independent blocks, the thickness at least partially in described connecting rod is less than the thickness of described independent blocks; Be positioned at least one pin array around described supporting disk, it is configured as being connected to the wafer being carried on described supporting disk.The connecting rod that thickness is less has groove compared to described multiple independent blocks.Such groove can also ensure the circulation of liquid state, semi liquid state colloid, to prevent the appearance of cavity, bubble in encapsulation process.
In a specific embodiment of above-mentioned lead frame, the frame being also connected to described lead frame at least partially by intercell connector in described multiple independent blocks, thus globality and the steadiness of supporting disk is improved, make each independent blocks to remain on same plane, avoid the layering of supporting disk in encapsulation process.
In a specific embodiment of above-mentioned lead frame, the angle of described multiple independent blocks is smoothed curve shape, the problem that the stress that may occur to avoid or to alleviate this position is concentrated.
In a specific embodiment of above-mentioned lead frame, the area of described multiple independent blocks is all less than 4 square millimeters.
In another embodiment of the present utility model, disclose a kind of semiconductor package body, this semiconductor package body comprises: supporting disk, the connecting rod that described supporting disk comprises multiple independent blocks and is connected between independent blocks, the thickness at least partially in described connecting rod is less than the thickness of described independent blocks; Wafer, it is carried on described supporting disk; Be positioned at least one pin array around described supporting disk, it is configured as being electrically connected to described wafer; Packing colloid, its coated described wafer, pin array, connecting rod, and the part of coated described independent blocks, make the lower surface of described independent blocks expose to described packaging body.The connecting rod that thickness is less has groove compared to described multiple independent blocks.Such groove can also ensure the circulation of liquid state, semi liquid state colloid, to prevent the appearance of cavity, bubble in encapsulation process.
In a specific embodiment of above-mentioned semiconductor package body, the angle of described multiple independent blocks is smoothed curve shape, the problem that the stress that may occur to avoid or to alleviate this position is concentrated.
In a specific embodiment of above-mentioned semiconductor package body, the area of described multiple block is all less than 4 square millimeters.
In another embodiment of the present utility model, disclose a kind of method manufacturing semiconductor package body, it is characterized in that, the method comprises: provide a lead frame, described lead frame comprises: supporting disk, the connecting rod that described supporting disk comprises multiple independent blocks and is connected between independent blocks, and the thickness at least partially in described connecting rod is less than the thickness of described independent blocks, at least one pin array, is positioned at around described supporting disk; Wafer is provided, is installed on described supporting disk by the mode of bonding wafer film or wafer rear overlay film, and described wafer and described pin array are electrically connected; There is provided packing colloid, coated described wafer, pin array, connecting rod, and the part of coated described independent blocks, make the lower surface of described independent blocks expose to described packaging body; Cut simple form and become independently semiconductor package body.The connecting rod that thickness is less has groove compared to described multiple independent blocks.Such groove can also ensure the circulation of liquid state, semi liquid state colloid, to prevent the appearance of cavity, bubble in encapsulation process.
In a specific embodiment of said method, the angle of described multiple independent blocks is formed smoothed curve shape, the problem that the stress that may occur to avoid or to alleviate this position is concentrated.
In a specific embodiment of said method, the area of described multiple independent blocks is all less than 4 square millimeters.
At least part of technical scheme in the utility model overcomes the integrity problem that larger-size supporting disk (heat dissipation base) brings, and by reducing the stress problem of package interior to the independent partitions blocks design of large base, and colloid lamination problem can be improved.
Accompanying drawing explanation
By reference to the accompanying drawings, will be easier to understand about the detailed description of preferred embodiment of the present utility model below.The utility model is explained by way of example, is not limited to accompanying drawing, and Reference numeral similar in accompanying drawing indicates similar element.
Fig. 1 is the plane figure schematic diagram of a lead frame;
Fig. 2 A shows the local 200 of the lead frame of an embodiment;
Fig. 2 B shows the generalized section along arrow A-A direction in Fig. 2 A;
Fig. 3 shows the local 300 of the lead frame of another embodiment.
Embodiment
The detailed description of accompanying drawing is intended to the explanation as currently preferred embodiment of the present utility model, and is not intended to represent that the utility model can be achieved only has form.It should be understood that identical or equivalent function can complete by being intended to the different embodiments be contained within spirit and scope of the present utility model.
Fig. 1 is the plane figure schematic diagram of a lead frame 10.Lead frame 10 comprises the array that supporting disk 102 forms.The array arrangement of pin 104 in supporting disk 102 around.Pin array links together by connecting muscle 106.Connect muscle 106 and be connected to each other the framework forming grid type, thus make lead frame 10 form an entirety.Supporting disk 102 is connected to framework by support bar 103.It should be understood that Fig. 1 is only intended to schematically express supporting disk 102, support bar 103, the array of pin 104, the relative position relation even between muscle 106, and be not intended to the dimension scale accurately showing each parts.Lead frame 10 is suitable as entirety and encapsulates with miscellaneous part (as wafer etc.), such as comprise: wafer is installed on supporting disk 102, wafer and pin 104 are electrically connected, cut list (Singulation) removal company muscle 106 after encapsulating encapsulation and can form each independently semiconductor package body.Lead frame 10 is made such as but not limited to by the conductive material such as metal, alloy.
Fig. 2 A shows the local 200 of the lead frame of an embodiment.This lead frame comprises the framework of grid type, and local 200 is positioned at one of them grid.Shown in figure, supporting disk is rectangle substantially, the connecting rod comprising independent blocks 201,202 and 203 and connect between independent blocks, and is connected to the frame of grid via the support bar 211,212,213 and 214 on four angles.Connected by connecting rod 226 between independent blocks 201 and 202, connected by connecting rod 227 between independent blocks 202 and 203.Independent blocks 202 is also connected to the frame of grid by intercell connector 221,222,223, thus globality and the steadiness of supporting disk is improved, each independent blocks is made to remain on same plane, warpage can not be caused because block of metal area is excessive serious, avoid the layering of supporting disk and wafer in encapsulation process.In order to reduce or avoid point layer status of supporting disk and wafer better, the area of each independent blocks can be less than 4 square millimeters.In installation wafer process, bonding wafer film (Die Attach Film can be used, DAF) technology, the back side of wafer is bonded in advance by thin film, during cutting crystal wafer, become independently wafer together with film carries out cutting, then as binding material, wafer is arranged on supporting disk with this film); Or wafer rear overlay film (WaferBackside Coating can be used, WBC) technology, overlayed on the Post RDBMS of wafer rear by the mode of wafer High Rotation Speed by liquid glue material, carry out cutting crystal wafer processing procedure again and make it to become independently wafer, softened again when wafer is installed and install.As shown in the figure, the bight of independent blocks 201,202 and 203 is formed smoothed curve shape, such as circular arc, the problem that the stress that may occur to avoid or to alleviate this position is concentrated.The array of multiple pin 231,232,233 and 234 is looped around around supporting disk, and it is configured as being connected to the wafer (being also chip or circuit core) being carried on supporting disk.In the present embodiment, although each independent blocks presents with the shape of quadrangle substantially.In some other embodiment, the shape of the independent blocks of supporting disk can be triangle or remove triangle, the polygon beyond quadrangle or other irregular shapes.
Fig. 2 B shows the generalized section along arrow A-A direction in Fig. 2 A.As shown in the figure, one of at least connecting rod 226,227 in this embodiment has groove compared to the thickness of independent blocks 201 to 203, wherein, groove can be set on the lower surface of connecting rod 226 (surface of non-bearing chip), also groove can be set at the lower surface of connecting rod 227, or connecting rod 226, the lower surface of 227 all arranges groove, and namely at least the thickness of a part for connecting rod 226 and 227 is less than the thickness of independent blocks 201 to 203.Such groove is such as but not limited to being utilize etch process to make.The wafer 250 be positioned on supporting disk is also show in figure.In encapsulating encapsulation procedure, colloid flows through the groove of connecting rod 226,227, the coated described wafer 250 of packing colloid, pin array 231 to 234, connecting rod 226 and 227, and the part of coated independent blocks, the i.e. side surface of the part that do not covered by wafer of coated independent blocks upper surface and independent blocks, thus make the lower surface of independent blocks expose to packaging body.When after colloid solidification, the solidification colloid in the region do not covered by wafer by the gap between the upper surface of the periphery of wafer 250 and supporting disk, wafer 250, independent blocks 201 to 203, independent blocks 201 to 203 upper surface and the groove of connecting rod 226 and 227 and wafer 250 and supporting disk are coated togather securely.Intercell connector 221,222,223 also can form such groove.Such groove can also ensure the circulation of liquid state, semi liquid state colloid, to prevent the appearance of cavity, bubble in encapsulation process, for better playing the circulation ensureing colloid, the degree of depth of this groove is preferably 1/3 to 2/3 of the thickness of those independent blocks, such as, be 1/2.
After completing encapsulating encapsulation, cut single removal and connect muscle and disconnect the connection of support bar 211 to 214 and intercell connector 221 to 223 and grid frame, thus form independently semiconductor package body.According to the particular type of encapsulation, the step of the part of bending pin beyond encapsulating region also may be comprised.
Fig. 3 shows the local 300 of the lead frame of another embodiment.This lead frame comprises the framework of grid type, and local 300 is positioned at one of them grid.Shown in figure, supporting disk is square substantially, the connecting rod comprising independent blocks 301,302,303 and 304 and be connected between independent blocks, and is connected to the frame of grid via the support bar 311,312,313 and 314 on four angles.Connected by connecting rod 326 between independent blocks 301 and 302, connected by connecting rod 327 between independent blocks 302 and 304, connected by connecting rod 328 between independent blocks 303 and 304, connected by connecting rod 329 between independent blocks 303 and 301.As shown in the figure, the bight of independent blocks 301 to 304 is formed smoothed curve shape, such as circular arc, the problem that the stress that may occur to avoid or to alleviate this position is concentrated.The array of multiple pin 331,332,333 and 334 is looped around around supporting disk, and it is configured as being electrically connected to the wafer (circuit core) being carried on supporting disk.Can also utilize at least partially in the connecting rod 326 to 329 in this embodiment is formed to have groove compared to the thickness of independent blocks 301 to 304 such as but not limited to etch process, and namely the thickness of connecting rod is less than the thickness of independent blocks.Such groove can also ensure the circulation of liquid state, semi liquid state colloid, to prevent the appearance of cavity, bubble in encapsulation process.In encapsulating encapsulation procedure, colloid flows through these grooves.When after colloid solidification, the solidification colloid in the region do not covered by wafer by the gap between the upper surface of the periphery of the wafer of supporting disk and carrying thereof, wafer, independent blocks 301 to 304, independent blocks 201 to 203 upper surface and the groove of connecting rod 326 to 329 and wafer and supporting disk are coated togather securely.
After completing encapsulating encapsulation, cut single removal and connect muscle and disconnect the connection of support bar 311 to 314 and grid frame, thus form independently semiconductor package body.According to the particular type of encapsulation, the step of the part of bending pin beyond encapsulating region also may be comprised.
Although illustrated and described different embodiment of the present utility model, the utility model has been not limited to these embodiments.The technical characteristic only occurred in some claim or embodiment does not also mean that and can not combine with other features in other claims or embodiment to realize useful new technical scheme.When not deviating from the spirit and scope of the present utility model described by claims, many amendments, change, distortion, substitute and equivalent be obvious to those skilled in the art.
Claims (7)
1. a lead frame, is characterized in that, this lead frame comprises:
Supporting disk, it is configured as bearing wafer, the connecting rod that described supporting disk comprises multiple independent blocks and is connected between independent blocks, and the thickness at least partially in described connecting rod is less than the thickness of described independent blocks;
Be positioned at least one pin array around described supporting disk, it is configured as being connected to the wafer being carried on described supporting disk.
2. lead frame as claimed in claim 1, be is characterized in that, the frame being also connected to described lead frame at least partially by intercell connector in described multiple independent blocks.
3. lead frame as claimed in claim 1, it is characterized in that, the angle of described multiple independent blocks is smoothed curve shape.
4. lead frame as claimed in claim 1, it is characterized in that, the area of described multiple independent blocks is all less than 4 square millimeters.
5. a semiconductor package body, is characterized in that, this semiconductor package body comprises:
Supporting disk, the connecting rod that described supporting disk comprises multiple independent blocks and is connected between independent blocks, the thickness at least partially in described connecting rod is less than the thickness of described independent blocks;
Wafer, it is carried on described supporting disk;
Be positioned at least one pin array around described supporting disk, it is configured as being electrically connected to described wafer;
Packing colloid, its coated described wafer, pin array, connecting rod, and the part of coated described independent blocks, make the lower surface of described independent blocks expose to described packaging body.
6. semiconductor package body as claimed in claim 5, it is characterized in that, the angle of described multiple block is smoothed curve shape.
7. semiconductor package body as claimed in claim 5, it is characterized in that, the area of described multiple block is all less than 4 square millimeters.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420758178.8U CN204216033U (en) | 2014-12-05 | 2014-12-05 | Lead frame, semiconductor package body |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420758178.8U CN204216033U (en) | 2014-12-05 | 2014-12-05 | Lead frame, semiconductor package body |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204216033U true CN204216033U (en) | 2015-03-18 |
Family
ID=52984682
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420758178.8U Active CN204216033U (en) | 2014-12-05 | 2014-12-05 | Lead frame, semiconductor package body |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204216033U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104465596A (en) * | 2014-12-05 | 2015-03-25 | 苏州日月新半导体有限公司 | Lead frame, semiconductor packaging body and manufacturing method thereof |
| CN108615715A (en) * | 2018-07-11 | 2018-10-02 | 日月光半导体（昆山）有限公司 | Semiconductor package and lead frame strip used by same |
-
2014
- 2014-12-05 CN CN201420758178.8U patent/CN204216033U/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104465596A (en) * | 2014-12-05 | 2015-03-25 | 苏州日月新半导体有限公司 | Lead frame, semiconductor packaging body and manufacturing method thereof |
| CN109244055A (en) * | 2014-12-05 | 2019-01-18 | 苏州日月新半导体有限公司 | Lead frame, semiconductor package body and its manufacturing method |
| CN108615715A (en) * | 2018-07-11 | 2018-10-02 | 日月光半导体（昆山）有限公司 | Semiconductor package and lead frame strip used by same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10366948B2 (en) | Semiconductor device and method for manufacturing the same | |
| KR102126009B1 (en) | Lead carrier with print-formed terminal pads | |
| CN103907185B (en) | There is the leaded carriers of the package member that the printing of many materials is formed | |
| US8115288B2 (en) | Lead frame for semiconductor device | |
| US7888179B2 (en) | Semiconductor device including a semiconductor chip which is mounted spaning a plurality of wiring boards and manufacturing method thereof | |
| CN205016506U (en) | Semiconductor device | |
| US20160111390A1 (en) | Method for manufacturing electronic devices | |
| US8525305B1 (en) | Lead carrier with print-formed package components | |
| TW201539695A (en) | Semiconductor device and method of manufacturing the same | |
| US11735435B2 (en) | Quad flat no lead package and method of making | |
| CN206349359U (en) | Lead frame structure and chip architecture | |
| CN104465596A (en) | Lead frame, semiconductor packaging body and manufacturing method thereof | |
| CN204216033U (en) | Lead frame, semiconductor package body | |
| CN103199075A (en) | Wafer level semiconductor encapsulation structure with stacking chips and manufacturing method thereof | |
| US20130048351A1 (en) | Electronic package structure and method for manufacturing same | |
| US9202778B2 (en) | Integrated circuit package with die attach paddle having at least one recessed portion | |
| CN102522394A (en) | On-chip chip package and production method thereof | |
| JP2006344827A (en) | Method for manufacturing semiconductor device | |
| CN105470232A (en) | Manufacturing method for pre-packaged lead frame | |
| CN202633291U (en) | Chip-on-chip packaging structure | |
| CN104064557B (en) | Restructured wafer structure with exposed chip back and manufacturing method | |
| CN104112811B (en) | LED packaging method | |
| CN106373935A (en) | Paddle-free frame package process and package structure | |
| CN206893609U (en) | Chip package | |
| CN206040633U (en) | Encapsulation lead frame in advance takes shape |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: No. 188, Suhong West Road, Suzhou Industrial Park, Suzhou, Jiangsu Province Patentee after: Riyuexin semiconductor (Suzhou) Co.,Ltd. Address before: No. 188, Suhong West Road, Suzhou Industrial Park, Suzhou, Jiangsu Province Patentee before: SUZHOU ASEN SEMICONDUCTORS Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |