CN203746859U - Epitaxial wafer for dual-gate low-voltage power device - Google Patents

Epitaxial wafer for dual-gate low-voltage power device Download PDF

Info

Publication number
CN203746859U
CN203746859U CN201420047837.7U CN201420047837U CN203746859U CN 203746859 U CN203746859 U CN 203746859U CN 201420047837 U CN201420047837 U CN 201420047837U CN 203746859 U CN203746859 U CN 203746859U
Authority
CN
China
Prior art keywords
epitaxial
substrate
epitaxial loayer
power device
voltage power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN201420047837.7U
Other languages
Chinese (zh)
Inventor
邹崇生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
WAFER WORKS EPITAXIAL CORP
Original Assignee
WAFER WORKS EPITAXIAL CORP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by WAFER WORKS EPITAXIAL CORP filed Critical WAFER WORKS EPITAXIAL CORP
Priority to CN201420047837.7U priority Critical patent/CN203746859U/en
Application granted granted Critical
Publication of CN203746859U publication Critical patent/CN203746859U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

The utility model provides an epitaxial wafer for a dual-gate low-voltage power device. The epitaxial wafer is made of a silicon material and includes a layered structure in which a substrate, a first epitaxial layer and a second epitaxial layer are successively arranged from bottom to top. The epitaxial wafer for the dual-gate low-voltage power device overcomes the defects that the self-doping effect of the substrate leads to worse resistivity uniformity of the epitaxial layers and wider substrate-epitaxial transitional regions, and realizes low energy consumption of the epitaxial layers and substrate.

Description

Bipolar grid low-voltage power device epitaxial wafer
Technical field
The utility model relates to a kind of semiconductor element, particularly relates to a kind of bipolar grid low-voltage power device epitaxial wafer.
Background technology
As shown in Figure 1, epitaxial wafer is the wafer at the semiconductor monocrystal thin layer (being epitaxial loayer 4) of the upper growth of host substrate (being substrate 3) by methods such as gas phase, liquid phase, molecular beams.Epitaxial wafer has the collector series resistance of reducing, to reduce the function such as saturation voltage drop and power consumption.In a large amount of homoepitaxy sheets that use, the element that the main body of substrate 3 and epitaxial loayer 4 forms is silicon at present.
In the production process of epitaxial wafer, exist general auto-doping phenomenon.Autodoping is due to thermal evaporation or chemical the corrosion of the accessory substance of answering to substrate, make silicon and impurity in substrate enter gas phase, changed doping composition and the concentration in gas phase, thereby caused the impurity actual distribution in epitaxial loayer 4 to depart from ideal situation, this phenomenon is called autodoping effect.By the reason producing, autodoping can be divided into gas phase autodoping, solid phase outdiffusion and system autodoping.The alloy of gas phase autodoping is mainly from the back side and the edge solid phase outdiffusion of wafer; The alloy of solid phase outdiffusion is mainly from the diffusion of substrate, and alloy diffuses to epitaxial loayer 4 at the contact-making surface of substrate and epitaxial loayer 4 by substrate; The alloy of system autodoping is from gas wafer, the inside of graphite plate and reacting furnace cavity homepitaxy sheet process units.
As shown in Figure 1, the structure of epitaxial wafer comprises substrate 3 and epitaxial loayer 4.Because the ion diffusion of doping in substrate 3 diffuses to epitaxial loayer 4 from epitaxial loayer 4 and the contact-making surface of substrate 3, on epitaxial loayer 4, formed substrate-extension transition region 41, therefore epitaxial loayer 4 often comprises substrate-extension transition region 41 and only has epi dopant ion or be only mixed with the pure epitaxial loayer 4 of a small amount of negligible substrate 3 intermediate ions.
Epitaxial wafer dopant mainly contains N-type element and P type element.N-type element comprises arsenic element, antimony element and P elements; P type element master is boron element.Along with the development of terminal electronic product, if thereby the lower power consumption that can make after integrated circuit (IC) design of the higher resistivity of the doping content of substrate 3 is lower.In N-type element, according to the physical characteristic of different ions, P elements is selected as and can constantly adds heavily doped dopant, but increasing along with concentration of dopant in substrate, and the autodoping effect in epitaxy technique is also more and more serious.Autodoping effect can cause epitaxial loayer 4 resistivity evenness variation and substrate-extension transition region 41 to broaden, in order to eliminate this impact, road customer integration circuit design requirement after meeting, conventional way is to add thick epitaxial layer 4, can make power consumption in epitaxial loayer 4 Hou road designs become large but do like this, with increasing originally substrate 3 concentration of dopant, the object that power consumption diminishes was runed counter to again conversely, be unfavorable for the reduction of total power consumption.
Utility model content
The shortcoming of prior art in view of the above, the utility model provides a kind of bipolar grid low-voltage power device epitaxial wafer, the problem that has solved the resistivity evenness variation of extension and caused substrate-extension transition region to broaden because of auto-doping phenomenon.
For achieving the above object, the utility model provides a kind of bipolar grid low-voltage power device epitaxial wafer, described bipolar grid low-voltage power device is silicon by the material of epitaxial wafer, described bipolar grid low-voltage power device epitaxial wafer is layer structure, is followed successively by from bottom to top substrate, the first epitaxial loayer and the second epitaxial loayer.
Further, the doped chemical of described substrate is boron or phosphorus.
Preferably, the doped chemical of described the first epitaxial loayer is arsenic atom or antimony atoms.
Further, the doped chemical of described the second epitaxial loayer is boron or phosphorus.
Preferably, the thickness of described the first epitaxial loayer is 3~4 μ m.
Further, the thickness of described the second epitaxial loayer is 1~4 μ m.
As mentioned above, the bipolar grid low-voltage power device epitaxial wafer that the utility model relates to, the adverse effect that the autodoping effect that has overcome substrate broadens to extension layer resistivity uniformity variation and substrate-extension transition region, has realized the low energy consumption of epitaxial loayer and substrate.
Brief description of the drawings
Fig. 1 is shown as the structural representation of epitaxial wafer in prior art.
Fig. 2 is shown as the structural representation of the bipolar grid low-voltage of the utility model power device epitaxial wafer.
Element numbers explanation
1 first epitaxial loayer
2 second epitaxial loayers
3 substrates
4 epitaxial loayers
41 transition regions
Embodiment
By particular specific embodiment, execution mode of the present utility model is described below, person skilled in the art scholar can understand other advantages of the present utility model and effect easily by the disclosed content of this specification.
Refer to Fig. 1 to Fig. 2.Notice, appended graphic the illustrated structure of this specification, ratio, size etc., all contents in order to coordinate specification to disclose only, understand and read for person skilled in the art scholar, not in order to limit the enforceable qualifications of the utility model, therefore the not technical essential meaning of tool, the adjustment of the modification of any structure, the change of proportionate relationship or size, do not affecting under effect that the utility model can produce and the object that can reach, all should still drop on the technology contents that the utility model discloses and obtain in the scope that can contain.Simultaneously, in this specification, quote as " on ", the term of D score, " left side ", " right side ", " centre " and " " etc., also only for ease of understanding of narrating, but not in order to limit the enforceable scope of the utility model, the change of its relativeness or adjustment, changing under technology contents, when being also considered as the enforceable category of the utility model without essence.
As shown in Figure 2, the utility model provides a kind of bipolar grid low-voltage power device epitaxial wafer, this bipolar grid low-voltage power device is silicon by the material of epitaxial wafer, bipolar grid low-voltage power device epitaxial wafer is layer structure, is followed successively by from bottom to top substrate 3, the first epitaxial loayer 1 and the second epitaxial loayer 2.
The doped chemical of substrate 3 is boron atom, and the doped chemical of the first epitaxial loayer 1 is arsenic atom or antimony atoms, and the doped chemical of the second epitaxial loayer 2 is boron atom.Because the phenomenon of autodoping can occur each atom, therefore, at the contact-making surface near zone of the first epitaxial loayer 1 contacting with substrate 3, form substrate-extension transition region.
Being doped to substrate 3 tops that boron atom and resistivity is less than 0.002ohm-cm is first epitaxial loayers 1 that one deck is doped to arsenic atom or antimony atoms, the first epitaxial loayer 1 is as transition zone, thickness is 3~4 μ m, resistivity is less than 0.01ohm-cm, because the doped chemical of this one deck is arsenic atom or antimony atoms, the autodoping speed of arsenic atom or antimony atoms all will be lower than boron atom, therefore the autodoping of boron atom in substrate 3 effectively can be suppressed to this one deck, due to the low-resistivity of the first epitaxial loayer 1, therefore the energy consumption of this layer of generation is lower simultaneously.The first epitaxial loayer 1 top is that the thickness that is doped to the second epitaxial loayer 2, the second epitaxial loayers 2 of boron atom is 1~4 μ m, resistivity 0.01~0.05ohm-cm.Adopt the method for two-layer epitaxial loayer both to meet Liao Hou road and design the requirement to epitaxy layer thickness and resistivity, the problem that resistivity evenness and substrate-extension transition region broaden simultaneously also can solve.
In epitaxy machine platform due to processing epitaxial loayer, conventionally there is memory effect, be that doping ion in previous round technique can be accumulated in epitaxy machine platform and is brought in next round technique and goes, and then the adverse effect that has caused the resistivity evenness variation of next round extension and substrate-extension transition region is broadened, especially in the time that front and back wheel technique doping ion concentration differs more than 10 times, it is especially outstanding that this adverse effect can become, and therefore the utility model is preferably as follows processing method:
First use large batch of first epitaxial loayer 1 of growing of epitaxy machine platform on substrate 3, re-use another epitaxy machine platform long second epitaxial loayer 2 on the first epitaxial loayer 1, or same epitaxy machine platform is carried out after thoroughly cleaning to long the second epitaxial loayer 2 on the first epitaxial loayer 1.The demand of road processing after this epitaxial wafer utilizes this long crystal method to meet, improves epilayer resistance rate uniformity and substrate-extension transition region narrows.
When concrete enforcement, use that one chip is outer extends long the first epitaxial loayer 1 on brilliant stove is less than 0.002ohm-cm substrate 3 in doped with boron atom and resistivity, the first epitaxial loayer 1 foreign atom is arsenic atom or antimony atoms, thickness 4 μ m, resistivity 0.008ohm-cm, recycling the brilliant stove of the outer prolongation of another one chip long second epitaxial loayer 2, the second epitaxial loayer 2 foreign atoms on the first epitaxial loayer 1 is boron, thickness 4 μ m, resistivity 0.043ohm-cm.So just complete the long brilliant of epitaxial wafer, completed the processing of bipolar grid low-voltage power device epitaxial wafer.
Lift comparative example below beneficial effect of the present invention be described:
Comparative example one:
For ensureing the width of same resistivity evenness and substrate-extension transition region, other condition is with reference to the utility model, but do not use the first epitaxial loayer 1 in the utility model and pass through to increase single epitaxy layer thickness 2 μ m, i.e. long one deck epitaxial loayer only, this epitaxial loayer foreign atom is boron atom, thickness is 6 μ m, resistivity 0.043ohm-cm.Use same voltage tester, power consumption of the present utility model is 70% of the single epitaxial loayer power consumption of contrast groups one;
Comparative example two:
In order to ensure the width of same resistivity evenness and substrate-extension transition region, other condition is with reference to the utility model, but do not grow respectively two-layer epitaxial loayer with the different platform in the utility model, the thickness 2 μ m that need to increase by the second epitaxial loayer 2 are effective, use same board long two-layer epitaxial loayer on substrate 3 simultaneously, ground floor epitaxial loayer foreign atom is arsenic atom, resistivity 0.008ohm-cm, second layer epitaxial loayer foreign atom is boron atom, thickness 6 μ m, resistivity 0.043ohm-cm.In the breakdown voltage test of Hou road, the utility model can bear the voltage tester of 100V, and this contrast groups needs 120V to complete, and efficiency of the present utility model is 120% of this contrast groups.
Comparative example three:
In order to ensure epitaxial loayer efficiency under same voltage, other condition is with reference to the utility model, but do not grow respectively two-layer epitaxial loayer with the different platform in the utility model, use same board long two-layer epitaxial loayer on substrate 3 simultaneously, ground floor epitaxial loayer foreign atom is arsenic atom, resistivity 0.008ohm-cm, and second layer epitaxial loayer foreign atom is boron atom, thickness 4 μ m, resistivity 0.043ohm-cm.In resistivity evenness test, epilayer resistance rate test of the present utility model can reach in 2%, and this contrast groups only can reach in 20%.In the time of follow-up circuit design, use the qualification rate of epitaxial wafer made device of the present utility model can reach 100%, and contrast groups made device qualified product are only 80%.
In sum, bipolar grid low-voltage power device of the present utility model causes the resistivity evenness variation of epitaxial loayer and the defect that substrate-extension transition region broadens with the autodoping effect that epitaxial wafer has successfully overcome substrate 3, has realized the low energy consumption of epitaxial loayer and substrate.So the utility model has effectively overcome various shortcoming of the prior art and tool high industrial utilization.
Above-described embodiment is illustrative principle of the present utility model and effect thereof only, but not for limiting the utility model.Any person skilled in the art scholar all can, under spirit of the present utility model and category, modify or change above-described embodiment.Therefore, have in technical field under such as and conventionally know that the knowledgeable modifies or changes not departing from all equivalences that complete under spirit that the utility model discloses and technological thought, must be contained by claim of the present utility model.

Claims (6)

1. a bipolar grid low-voltage power device epitaxial wafer, it is characterized in that, described bipolar grid low-voltage power device is silicon by the material of epitaxial wafer, described bipolar grid low-voltage power device epitaxial wafer is layer structure, is followed successively by from bottom to top substrate (3), the first epitaxial loayer (1) and the second epitaxial loayer (2).
2. bipolar grid low-voltage power device epitaxial wafer according to claim 1, is characterized in that, the doped chemical of described substrate (1) is boron or phosphorus.
3. bipolar grid low-voltage power device epitaxial wafer according to claim 1, is characterized in that, the doped chemical of described the first epitaxial loayer (1) is arsenic atom or antimony atoms.
4. bipolar grid low-voltage power device epitaxial wafer according to claim 1, is characterized in that, the doped chemical of described the second epitaxial loayer (2) is boron or phosphorus.
5. bipolar grid low-voltage power device epitaxial wafer according to claim 1, is characterized in that, the thickness of described the first epitaxial loayer (1) is 3~4 μ m.
6. bipolar grid low-voltage power device epitaxial wafer according to claim 1, is characterized in that, the thickness of described the second epitaxial loayer (2) is 1~4 μ m.
CN201420047837.7U 2014-01-24 2014-01-24 Epitaxial wafer for dual-gate low-voltage power device Expired - Lifetime CN203746859U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420047837.7U CN203746859U (en) 2014-01-24 2014-01-24 Epitaxial wafer for dual-gate low-voltage power device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420047837.7U CN203746859U (en) 2014-01-24 2014-01-24 Epitaxial wafer for dual-gate low-voltage power device

Publications (1)

Publication Number Publication Date
CN203746859U true CN203746859U (en) 2014-07-30

Family

ID=51346622

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420047837.7U Expired - Lifetime CN203746859U (en) 2014-01-24 2014-01-24 Epitaxial wafer for dual-gate low-voltage power device

Country Status (1)

Country Link
CN (1) CN203746859U (en)

Similar Documents

Publication Publication Date Title
CN102383198B (en) Three-step variable-temperature diffusion process for silicon cell
Sio et al. The electrical properties of high performance multicrystalline silicon and mono-like silicon: Material limitations and cell potential
CN102110593B (en) Method for improving stability of polysilicon thin-film resistor
CN101645399A (en) Voltage stabilizing diode manufacturing process
CN202282351U (en) Epitaxial wafer substrate, epitaxial wafer and semiconductor device
CN203746859U (en) Epitaxial wafer for dual-gate low-voltage power device
CN101931030B (en) Preparation technology of nano-modified polysilicon solar cell with high efficiency and low cost
CN104022033B (en) A kind of processing method of TI-IGBT chip back structure
CN104362182B (en) A kind of plane binode type Zener diode chip and its production technology
CN101939844B (en) Process for producing solar battery element and solar battery element
CN102420111B (en) Method for improving resistivity uniformity of epitaxial layer, epitaxial wafer and semiconductor device
CN106981544A (en) The preparation method and battery and its component, system of full back contact solar cell
CN102437199B (en) Table-board type unidirectional negative resistance diode chip and manufacturing method thereof
CN100474549C (en) Preparation method of extension testing piece
CN102324435A (en) Substrate, epitaxial wafer and semiconductor device
CN103996608B (en) The method improving epilayer resistance rate uniformity
CN105990470A (en) Heterojunction solar cell and manufacturing method thereof
CN106505093A (en) Epitaxial wafer production method
CN205231072U (en) Middle and low voltage mesa diode chip
CN101150067A (en) A phosphor adulterated and impurity absorption method
CN102412271A (en) Epitaxial wafer substrate, epitaxial wafer and semiconductor device
CN206412362U (en) Transistor
CN102097348B (en) Measure electrical testing structure and the method thereof of epitaxial patterns side-play amount
CN206758443U (en) Full back contact solar cell and its component, system
CN105304751B (en) A kind of heterojunction solar battery and preparation method thereof, surface passivation method

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20140730