CN201681860U - Passive device packaging structure with a plurality of multi-protruding-point base islands of projection types and multi loop pins - Google Patents
Passive device packaging structure with a plurality of multi-protruding-point base islands of projection types and multi loop pins Download PDFInfo
- Publication number
- CN201681860U CN201681860U CN2010201774365U CN201020177436U CN201681860U CN 201681860 U CN201681860 U CN 201681860U CN 2010201774365 U CN2010201774365 U CN 2010201774365U CN 201020177436 U CN201020177436 U CN 201020177436U CN 201681860 U CN201681860 U CN 201681860U
- Authority
- CN
- China
- Prior art keywords
- pin
- dao
- pins
- base islands
- plastic packaging
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
The utility model relates to a passive device packaging structure with a plurality of multi-protruding-point base islands of projection types and multi loop pins, comprising base islands (1), pins (2), a conducting or non-conductive bonding substance (6), a chip (7), a metal wire (8) and packed plastic packaging materials (9), a first metal layer (4) and a second metal layer (5) are respectively disposed on the fronts and backs of the base islands (1) and the pins (2), a passive device (10) bridges the pins (2) or the pins (2) and the base islands (1), the fronts of the base islands (1) are disposed as structures of multi protruding point shapes, a plurality of base islands (1) and multi loops of pins (2) are disposed, packless plastic packaging materials (3) are inlaid at the peripheries of the pins (2), in the region between the pins (1), in the region between the pins (2) and the base islands (1) and in the region between the base islands (1), and the back size of the base islands (1) and the pins (2) is smaller than the front size of the base islands (1) and the pins (2). The beneficial effect of the packaging structure is: the plastic packaging body and the metal pin are provided with a great binding capacity.
Description
(1) technical field
The utility model relates to the base island exposed type multi-turn of a kind of a plurality of multi-convex point pin passive device encapsulating structure.Belong to the semiconductor packaging field.
(2) background technology
Traditional encapsulating structure mainly contains two kinds:
First kind: after chemical etching and surface electrical coating are carried out in the front of employing metal substrate, stick the resistant to elevated temperatures glued membrane of one deck at the back side of metal substrate and form the leadframe carrier (as shown in Figure 3) that to carry out encapsulation process;
Second kind: after chemical etching and surface electrical coating are carried out in the front of employing metal substrate, promptly finish the making (as shown in Figure 4) of lead frame.Back etched is then carried out at the back side of lead frame again in encapsulation process.
And the not enough point of two kinds of above-mentioned lead frames below in encapsulation process, having existed:
First kind:
1) but the lead frame of this kind must stick the glued membrane of one deck costliness high temperature resistance because of the back side.So directly increased high cost.
2) but also because the glued membrane of one deck high temperature resistance must be sticked in the back side of the lead frame of this kind, so the load technology in encapsulation process can only be used conduction or nonconducting resin technology, and the technology that can not adopt eutectic technology and slicken solder is fully carried out load, so selectable product category just has bigger limitation.
3) but again because the glued membrane of one deck high temperature resistance must be sticked in the back side of the lead frame of this kind, and in the ball bonding bonding technology in encapsulation process, because but the glued membrane of this high temperature resistance is a soft materials, so caused the instability of ball bonding bonding parameter, seriously influenced the quality of ball bonding and the stability of production reliability.
4) but again because the glued membrane of one deck high temperature resistance must be sticked in the back side of the lead frame of this kind, and the plastic package process process in encapsulation process, because the high pressure of plastic packaging relation is easy to cause between lead frame and the glued membrane and infiltrates plastic packaging material, be that the kenel of conduction has become insulation pin (as shown in Figure 5) on the contrary because of having infiltrated plastic packaging material and will formerly should belong to metal leg.
Second kind:
The lead frame structure of this kind has carried out etching partially technology in the metal substrate front, though can solve the problem of first kind of lead frame, but because only carried out the work that etches partially in the metal substrate front, and plastic packaging material only envelopes the height of half pin in the plastic packaging process, so the constraint ability of plastic-sealed body and metal leg has just diminished, when if the plastic-sealed body paster is not fine to pcb board, does over again again and heavily paste, with regard to the problem (as shown in Figure 6) that is easy to generate pin.
Especially the kind of plastic packaging material is to adopt when filler is arranged, because material is at the environment and the follow-up surface-pasted stress changing relation of production process, can cause metal and plastic packaging material to produce the crack of vertical-type, its characteristic is the high more then hard more crisp more crack that is easy to generate more of proportion of filler.
(3) summary of the invention
The purpose of this utility model is to overcome above-mentioned deficiency, provides a kind of and reduces that packaging cost, selectable product category are wide, the big base island exposed type multi-turn of a plurality of multi-convex points pin passive device encapsulating structure of constraint ability of good stability, plastic-sealed body and the metal leg of the quality of ball bonding and production reliability.
The purpose of this utility model is achieved in that the base island exposed type multi-turn of a kind of a plurality of multi-convex point pin passive device encapsulating structure, comprise Ji Dao, pin, conduction or non-conductive bonding material, chip, metal wire and the filler plastic packaging material arranged, front and back at described Ji Dao and pin is respectively arranged with the first metal layer and second metal level, be provided with chip in front, basic island by conduction or non-conductive bonding material, be connected with metal wire between chip front side and the pin front the first metal layer, in cross-over connection between pin and the pin or between pin and the basic island passive device is arranged, top and chip at described Ji Dao and pin, metal wire and passive device are encapsulated with the filler plastic packaging material outward, multi-convex point shape structure is arranged in front, described basic island, described Ji Dao is provided with a plurality of, pin is provided with multi-turn, in described pin periphery, zone between pin and the pin, no filler plastic packaging material is set in zone between zone between pin and the basic island and Ji Dao and the basic island, described no filler plastic packaging material is with periphery, pin bottom, pin and pin bottom, the bottom of pin and Ji Dao bottom and Ji Dao and Ji Dao links into an integrated entity, and make described Ji Dao and pin back side size less than Ji Dao and the positive size of pin, form up big and down small Ji Dao and pin configuration.
The beneficial effects of the utility model are:
1) but the glued membrane of one deck costliness high temperature resistance need not sticked in the back side of the lead frame of this kind.So directly reduced high cost.
2) but because the glued membrane of one deck high temperature resistance need not sticked in the back side of the lead frame of this kind yet, so the load technology in encapsulation process is except using conduction or nonconducting resin technology, can also adopt the technology of eutectic technology and slicken solder to carry out load, so selectable product category is just wide.
3) but again because the glued membrane of one deck high temperature resistance need not sticked in the back side of the lead frame of this kind, guaranteed the stability of ball bonding bonding parameter, guaranteed the quality of ball bonding and the stability of production reliability.
4) but again because the lead frame of this kind need not stick the glued membrane of one deck high temperature resistance, and the plastic package process process in encapsulation process can not cause between lead frame and the glued membrane fully and infiltrate plastic packaging material.
5) because the soft gap filler of no filler is set in the zone between described metal leg (pin) and metal leg, the soft gap filler of this no filler has the filler plastic packaging material to envelope the height of whole metal leg with the routine in the plastic packaging process, so the constraint ability of plastic-sealed body and metal leg just becomes big, do not have the problem that produces pin again.
6) owing to adopted positive method of separating the etching operation with the back side, so in the etching operation, can form the slightly little and big slightly structure of positive basic island size of the size of back side Ji Dao, and with the size that varies in size up and down of a Ji Dao by tighter more difficult generation slip that no filler plastic packaging material coated and fall pin.
(4) description of drawings
Fig. 1 is the base island exposed type multi-turn of a plurality of multi-convex points of a utility model pin passive device encapsulating structure schematic diagram.
Fig. 2 is the vertical view of Fig. 1.
Fig. 3 was for sticked the resistant to elevated temperatures glued membrane figure of one deck operation in the past at the back side of metal substrate.
Fig. 4 was for to adopt the front of metal substrate to carry out chemical etching and surface electrical coating flow diagram in the past.
Fig. 5 was for formed insulation pin schematic diagram in the past.
Fig. 6 pin figure for what formed in the past.
Reference numeral among the figure:
The base island 1, pin 2, no filler plastic packaging material 3, the first metal layer 4, second metal level 5, conduction or non-conductive bonding material 6, chip 7, metal wire 8, filler plastic packaging material 9, passive device 10 are arranged.
(5) embodiment
Referring to Fig. 1~2, Fig. 1 is the base island exposed type multi-turn of a plurality of multi-convex points of a utility model pin passive device encapsulating structure schematic diagram.Fig. 2 is the vertical view of Fig. 1.By Fig. 1 and Fig. 2 as can be seen, the base island exposed type multi-turn of a plurality of multi-convex points of the utility model pin passive device encapsulating structure, comprise basic island 1, pin 2, conduction or non-conductive bonding material 6, chip 7, metal wire 8 and filler plastic packaging material 9 is arranged, front and back at described basic island 1 and pin 2 is respectively arranged with the first metal layer 4 and second metal level 5, be provided with chip 7 in 1 front, basic island, chip 7 positive with pin 2 front the first metal layers 4 between be connected with metal wire 8, in cross-over connection between pin 2 and the pin 2 or between pin 2 and the basic island 1 passive device 10 is arranged, top and chip 7 at described basic island 1 and pin 2, metal wire 8 and the passive device 10 outer filler plastic packaging materials 9 that are encapsulated with, multi-convex point shape structure is arranged in 1 front, described basic island, described basic island 1 is provided with a plurality of, pin 2 is provided with multi-turn, in described pin 2 peripheries, zone between pin 2 and the pin 2, no filler plastic packaging material 3 is set in zone between pin 2 and the basic island 1 and the zone between basic island 1 and the basic island 1, described no filler plastic packaging material 3 is with periphery, pin 2 bottom, pin 2 and pin 2 bottoms, pin 2 links into an integrated entity with the bottom on 1 bottom, basic island and basic island 1 and basic island 1, and make described basic island 1 and pin 2 back side sizes less than basic island 1 and pin 2 positive sizes, form up big and down small Ji Dao and pin configuration.
Claims (1)
1. the base island exposed type multi-turn of a plurality of multi-convex points pin passive device encapsulating structure, comprise Ji Dao (1), pin (2), conduction or non-conductive bonding material (6), chip (7), metal wire (8) and filler plastic packaging material (9) is arranged, front and back at described Ji Dao (1) and pin (2) is respectively arranged with the first metal layer (4) and second metal level (5), be provided with chip (7) in Ji Dao (1) front by conduction or non-conductive bonding material (6), chip (7) positive with pin (2) front the first metal layer (4) between be connected with metal wire (8), in cross-over connection between pin (2) and the pin (2) or between pin (2) and the Ji Dao (1) passive device (10) is arranged, top and chip (7) at described Ji Dao (1) and pin (2), the outer filler plastic packaging material (9) that is encapsulated with of metal wire (8) and passive device (10), it is characterized in that: described Ji Dao (1) is arranged to multi-convex point shape structure in the front, described Ji Dao (1) is provided with a plurality of, pin (2) is provided with multi-turn, in described pin (2) periphery, zone between pin (2) and the pin (2), no filler plastic packaging material (3) is set in zone between zone between pin (2) and the Ji Dao (1) and Ji Dao (1) and the Ji Dao (1), described no filler plastic packaging material (3) is with pin (2) periphery, bottom, pin (2) and pin (2) bottom, pin (2) links into an integrated entity with the bottom of Ji Dao (1) bottom and Ji Dao (1) and Ji Dao (1), and make described Ji Dao (1) and pin (2) back side size less than Ji Dao (1) and the positive size of pin (2), form up big and down small Ji Dao and pin configuration.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010201774365U CN201681860U (en) | 2010-04-26 | 2010-04-26 | Passive device packaging structure with a plurality of multi-protruding-point base islands of projection types and multi loop pins |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010201774365U CN201681860U (en) | 2010-04-26 | 2010-04-26 | Passive device packaging structure with a plurality of multi-protruding-point base islands of projection types and multi loop pins |
Publications (1)
Publication Number | Publication Date |
---|---|
CN201681860U true CN201681860U (en) | 2010-12-22 |
Family
ID=43346896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2010201774365U Expired - Lifetime CN201681860U (en) | 2010-04-26 | 2010-04-26 | Passive device packaging structure with a plurality of multi-protruding-point base islands of projection types and multi loop pins |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN201681860U (en) |
-
2010
- 2010-04-26 CN CN2010201774365U patent/CN201681860U/en not_active Expired - Lifetime
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN201681873U (en) | Multiple base island exposing type single-ring pin packaging structure | |
CN201681903U (en) | Encapsulation structure of base-island exposed and sinking base-island exposed passive device | |
CN201681877U (en) | Sinking base island exposed encapsulation structure | |
CN201681908U (en) | Insular base exposure and multi-convex-point insular base exposure type multi-circle lead foot passive device packaging structure | |
CN201681857U (en) | Multi-salient-point base-island exposed single-circle pin packaging structure | |
CN201681860U (en) | Passive device packaging structure with a plurality of multi-protruding-point base islands of projection types and multi loop pins | |
CN201681872U (en) | Encapsulation structure for multiple base-island exposure type multi-turn pins | |
CN201681870U (en) | Passive device packaging structure with single base island of projection type and multi loop pins | |
CN201681858U (en) | Passive device packaging structure with a plurality of multi-protruding-point base islands of projection types and single loop pins | |
CN201681913U (en) | Sinking pad exposed type and multi-bump pad exposed type single ring pin package structure | |
CN201681918U (en) | Packaging structure for passive device with multi-salient point exposed bases and embedded bases | |
CN201681875U (en) | Multi-base-island exposed type passive device encapsulation structure with multiple circles of pins | |
CN201820751U (en) | Passive device capsulation structure of single-ring pin with multiple exposed base islands | |
CN201681924U (en) | Exposing type passive-component packaging structure of base island | |
CN201681856U (en) | Multi-salient point single base island exposed type multi-circle pin passive device encapsulating structure | |
CN201681900U (en) | Exposing type and embedded type base-island packaging structure | |
CN201681904U (en) | Base island exposed type and embedded type base island multi-circle pin passive device encapsulating structure | |
CN201681850U (en) | Single sunken substrate exposed type packaging structure with multiple circles of pins and passive components | |
CN201681905U (en) | Substrate-exposed and multi-projection-substrate-exposed type packaging structure | |
CN201681876U (en) | Packaging structure with exposed multiple-salient point bases | |
CN201681871U (en) | Single-base-island exposed type multiple-circle pin packaging structure | |
CN201681919U (en) | Multi-salient-point base-island exposed and embedded base-island multi-circle pin packaging structure | |
CN201681855U (en) | Encapsulation structure of exposed passive device with multiple salient-point base islands | |
CN201681917U (en) | Multi-convex-point base island exposing and embedding type base island single-ring pin encapsulating structure | |
CN201752012U (en) | Base island exposed and embedded type base island multi-turn pin encapsulation structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20101222 |