CN201038151Y - 有效改善半导体塑料封装体内元器件分层的封装方法 - Google Patents

有效改善半导体塑料封装体内元器件分层的封装方法 Download PDF

Info

Publication number
CN201038151Y
CN201038151Y CN 200720036994 CN200720036994U CN201038151Y CN 201038151 Y CN201038151 Y CN 201038151Y CN 200720036994 CN200720036994 CN 200720036994 CN 200720036994 U CN200720036994 U CN 200720036994U CN 201038151 Y CN201038151 Y CN 201038151Y
Authority
CN
China
Prior art keywords
semiconductor plastic
layer
semiconductor
die
plastic package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN 200720036994
Other languages
English (en)
Inventor
梁志忠
王新潮
于燮康
茅礼卿
潘明东
陶玉娟
闻荣福
周正伟
李福寿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JCET Group Co Ltd
Original Assignee
Jiangsu Changjiang Electronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Changjiang Electronics Technology Co Ltd filed Critical Jiangsu Changjiang Electronics Technology Co Ltd
Priority to CN 200720036994 priority Critical patent/CN201038151Y/zh
Application granted granted Critical
Publication of CN201038151Y publication Critical patent/CN201038151Y/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/183—Connection portion, e.g. seal
    • H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本实用新型涉及一种有效改善半导体塑料封装体内元器件分层的封装方法，属半导体封装技术领域。其特征在于：在半导体塑料封装体内，在金属引线框(1)上制作出可使环氧树脂塑封料贯穿用的锚孔(3)，同时在与环氧树脂塑封料(2)结合的金属引线框(1)的表面局部镀上金属层(4)。本实用新型半导体塑料封装元器件分层问题的改善，有利于提高元器件的散热能力和抗热应力变化能力，产品的密封性、功能参数以及可靠性都得到了很好的保证。

Description

有效改善半导体塑料封装体内元器件分层的封装方法
技术领域：
本实用新型涉及一种半导体塑料封装体元器件，尤其是涉及一种有效改善半导体塑料封装体内元器件分层的封装方法。属半导体封装技术领域。
背景技术：
半导体塑料封装元器件基本采用多种物质相结合的封装体，其中的材料主要有金属引线框、环氧树脂、金属丝、高分子粘合剂、金属镀层等。但是，不同的物质会因温度、湿度、振动等因素的变化而容易造成在不同物质之间产生分层；尤其是在高温环境中，由于不同物质的热膨胀系数是不一样的，所以会在水平方向或垂直方向产生不同程度的拉、推应力，进而在不同物质间产生分层(如图6(a)、7(a)、8(a)、9(a)所示)，最终导致半导体塑料封装元器件的功能缺陷或早期失效等问题。
发明内容：
本实用新型的目的在于克服上述不足，提供一种有效改善半导体塑料封装体内元器件分层的封装方法。
本实用新型的目的可以通过以下二个方案加以实现：
方案一：
在半导体塑料封装体内，在金属引线框上制作出可使环氧树脂塑封料贯穿用的锚孔，同时在与环氧树脂塑封料结合的金属引线框的表面局部镀上金属层。锚孔的制作可以采用机械或蚀刻加工或刮除等方式来实现。局部镀金属可采用电镀、沉积、蒸金、溅镀等方式来实现。锚孔可降低二者在垂直(Z轴)方向上的应力，从而是二者在垂直(Z轴)方向上锁紧(如图4)。同时，在金属引线框的表面通过局部镀金属层的方式来相对增加引线框金属底材的表面积：一方面可以减少金属引线框与环氧树脂间的介质；另一方面，金属底材一般采用铜材，而金属镀层往往采用金、银等，因为铜与环氧树脂的粘合力要大大优于金和银，所以局部镀金属层的方法也间接增加了金属引线框与环氧树脂间的粘合力(如图5)。因此，以上二种方案的结合使用可以使金属引线框与环氧树脂之间相互咬得更紧，从而起到防止或减少分层的作用。
方案二：
方案二是在方案一的基础上，在与环氧树脂塑封料结合的金属引线框的表面制作粗糙面。其制作可采用机械或蚀刻加工或刮除等方式来实现。通过在金属引线框的表层制作粗糙面来增加与环氧树脂间的结合面积，减少因拉力等因素造成的金属引线框与环氧树脂之间的滑动力(如图6)。因此，以上三种方案的结合使用可以使金属引线框与环氧树脂之间相互咬得更紧，从而起到防止或减少分层的作用。
本实用新型半导体塑料封装元器件分层问题的改善，有利于提高元器件的散热能力和抗热应力变化能力，产品的密封性、功能参数以及可靠性都得到了很好的保证。
附图说明
图1为本实用新型的实施例1示意图。
图2为本实用新型的实施例2示意图。
图3为本实用新型的典型完整塑封体结构示意图。
图4(a)、(b)为制作锚孔前后金属引线框与环氧树脂塑封料接合面的受力对比图。
图5(a)、(b)为镀局部金属层前后金属引线框与环氧树脂塑封料接合面的受力对比图。
图6(a)、(b)为制作粗糙面前后金属引线框与环氧树脂塑封料接合面的受力对比图。
图中：金属引线框1，环氧树脂塑封料2，锚孔3，金属层4，粗糙面5，金属丝6，硅材芯片7。
具体实施方式：
实施例1：
参见图1，本实用新型有效改善半导体塑料封装体内元器件分层的封装方法，在半导体塑料封装体内，在金属引线框1上制作出可使环氧树脂塑封料贯穿用的锚孔3，同时在与环氧树脂塑封料2结合的金属引线框1的表面局部镀上金属层4。
实施例2：
参见图2，实施例2是在实施例1的基础上，在与环氧树脂塑封料2结合的金属引线框1的表面制作粗糙面5。
参见图3，图3为典型完整塑封体结构示意图。
参见图4、5、6，图4、5、6为本实用新型改善前后金属引线框与环氧树脂塑封料接合面的受力对比图。

Claims (5)

1.一种有效改善半导体塑料封装体内元器件分层的封装方法，其特征在于：在半导体塑料封装体内，在金属引线框(1)上制作出可使环氧树脂塑封料贯穿用的锚孔(3)，同时在与环氧树脂塑封料(2)结合的金属引线框(1)的表面局部镀上金属层(4)。
2.根据权利要求1所述的一种有效改善半导体塑料封装体内元器件分层的封装方法，其特征在于：在与环氧树脂塑封料(2)结合的金属引线框(1)的表面制作粗糙面(5)。
3.根据权利要求1所述的一种有效改善半导体塑料封装体内元器件分层的封装方法，其特征在于：所述的锚孔(3)的制作是采用机械或蚀刻加工或刮除方式来实现；局部镀金属层(4)的制作是采用电镀或沉积或蒸金或溅镀方式来实现。
4.根据权利要求2所述的一种有效改善半导体塑料封装体内元器件分层的封装方法，其特征在于：所述的锚孔(3)的制作是采用机械或蚀刻加工或刮除方式来实现；局部镀金属层(4)的制作是采用电镀或沉积或蒸金或溅镀方式来实现。
5.根据权利要求2或4所述的一种有效改善半导体塑料封装体内元器件分层的封装方法，其特征在于：所述的粗糙面(5)的制作是采用机械或蚀刻加工或刮除等方式来实现。
CN 200720036994 2007-04-29 2007-04-29 有效改善半导体塑料封装体内元器件分层的封装方法 Expired - Lifetime CN201038151Y (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200720036994 CN201038151Y (zh) 2007-04-29 2007-04-29 有效改善半导体塑料封装体内元器件分层的封装方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200720036994 CN201038151Y (zh) 2007-04-29 2007-04-29 有效改善半导体塑料封装体内元器件分层的封装方法

Publications (1)

Publication Number Publication Date
CN201038151Y true CN201038151Y (zh) 2008-03-19

Family

ID=39210671

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200720036994 Expired - Lifetime CN201038151Y (zh) 2007-04-29 2007-04-29 有效改善半导体塑料封装体内元器件分层的封装方法

Country Status (1)

Country Link
CN (1) CN201038151Y (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100466245C (zh) * 2007-04-29 2009-03-04 江苏长电科技股份有限公司 有效改善半导体塑料封装体内元器件分层的封装方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100466245C (zh) * 2007-04-29 2009-03-04 江苏长电科技股份有限公司 有效改善半导体塑料封装体内元器件分层的封装方法

Similar Documents

Publication Publication Date Title
CN100470785C (zh) 改善半导体塑料封装体内元器件分层的有效封装方法
CN102456677B (zh) 球栅阵列封装结构及其制造方法
TWM589898U (zh) 晶片結構
JP2011517125A5 (zh)
EP2290682A3 (en) Package with a chip embedded between two substrates and method of manufacturing the same
CN203367260U (zh) 一种功率陶瓷外壳和功率芯片封装结构
CN100464416C (zh) 防止半导体塑料封装体内元器件分层的封装方法
US11515237B2 (en) Plurality of heat sinks for a semiconductor package
US9589864B2 (en) Substrate with embedded sintered heat spreader and process for making the same
CN201048129Y (zh) 改善半导体塑料封装体内元器件分层的有效封装方法
CN201038153Y (zh) 防止半导体塑料封装体内元器件分层的封装方法
CN100466245C (zh) 有效改善半导体塑料封装体内元器件分层的封装方法
CN201048130Y (zh) 可以防止半导体塑料封装体内元器件分层的封装方法
CN201038151Y (zh) 有效改善半导体塑料封装体内元器件分层的封装方法
CN201038152Y (zh) 可以改善半导体塑料封装体内元器件分层的封装方法
CN100483705C (zh) 可以防止半导体塑料封装体内元器件分层的封装方法
CN101826472A (zh) 芯片背面复合材料多层金属化方法
CN104952745B (zh) 芯片后组装扇出型封装结构及其生产工艺
CN201038154Y (zh) 改善半导体塑料封装体内元器件分层的封装方法
CN201478293U (zh) 芯片倒扣焊封装的气密密封结构
CN101075599A (zh) 改善半导体塑料封装体内元器件分层的封装方法
CN201667330U (zh) 保护低k介电层芯片的柔性封装基板结构
CN101483168B (zh) 基于金属框架的模塑方式sim卡封装结构及其封装方法
CN208045476U (zh) Vdmos功率器件塑封防分层翘曲结构
CN101075601A (zh) 可以改善半导体塑料封装体内元器件分层的封装方法

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned

Effective date of abandoning: 20070429

C25 Abandonment of patent right or utility model to avoid double patenting