CN1893388A - Asynchronous FIFO realizing system and realizing method - Google Patents
Asynchronous FIFO realizing system and realizing method Download PDFInfo
- Publication number
- CN1893388A CN1893388A CNA2005100120822A CN200510012082A CN1893388A CN 1893388 A CN1893388 A CN 1893388A CN A2005100120822 A CNA2005100120822 A CN A2005100120822A CN 200510012082 A CN200510012082 A CN 200510012082A CN 1893388 A CN1893388 A CN 1893388A
- Authority
- CN
- China
- Prior art keywords
- subsystem
- asynchronous fifo
- data
- fifo
- asynchronous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The implementing system for asynchronous FIFO (AFIFO) includes following parts: sub system for converting width of data bus connected through data line and control line in sequence, a first AFIFO sub system, a synchronous FIFO (SFIFO) sub system, and a second AFIFO sub system. The SFIFO sub system generates first control signal transferred to outside. Second control signal is transferred between SFIFO sub system and front/back two AFIFO sub systems. Realizing abundant functions of AFIFO system, the invention is applicable to many situations, which are not suitable to traditional AFIFO. Combining traditional AFIFO sub system with SFIFO sub system, the system generates control information with abundant functions and multiple handling means. Adjusting output clock of first AFIFO sub system, the invention adapts to wobble of external input clock in larger range.
Description
Technical field
The present invention relates to the FIFO system, particularly a kind ofly be used for the multi-functional asynchronous FIFO that the communications field can adapt to various application occasions and realize system and implementation method.
Background technology
FIFO (First Input First Out, first in first out) is a kind of technology very widely of using in communication system, and it can buffer memory temporarily has little time the data handled.FIFO is except data wire, and input such as writes, expires at control signal, control signals such as output is read, sky.
FIFO can also carry out the zero defect communication between 2 different clock-domains, when the read-write clock frequency of FIFO both sides, when phase place is identical, this FIFO is called synchronization fifo, otherwise is asynchronous FIFO.
Synchronization fifo is because clock zone is identical, the information of reading and writing two sides can directly be sent to the other side, synchronization fifo can very conveniently be controlled by various policy requirements, as it being carried out fixed length/non-fixed-length operation, produces full/empty, full/almost empty, half-full/signal or the like in midair almost.
And for asynchronous FIFO, because it is a cross clock domain, the information of a clock zone must be converted to Gray code (Gray code) or similar fashion just can arrive the other side's clock zone, carry out the interrelated logic computing at the other side's clock zone, therefore the multi-functional control that will carry out as the similar synchronization fifo asynchronous FIFO is difficult, promptly enables to accomplish also need expend great amount of hardware resources.
Summary of the invention
In order to address the above problem, the object of the present invention is to provide a kind of asynchronous FIFO to realize system and implementation method, can produce the control information of feature richness and possess multiple operational means, realize the data bit width conversion, also can adapt to the shake in a big way of outside input clock simultaneously.
To achieve these goals, the invention provides a kind of asynchronous FIFO and realize system, wherein, comprise the data-bus width conversion subsystem, one first asynchronous FIFO subsystem, a synchronous FIFO subsystem and the one second asynchronous FIFO subsystem that connect successively by data wire, described synchronization fifo subsystem produces first control signal and is transferred to the outside, and the transmission of second control signal is arranged between described synchronization fifo subsystem and former and later two asynchronous FIFO subsystems.
Above-mentioned multi-functional asynchronous FIFO is realized system, wherein, when the input clock frequency of the described first asynchronous FIFO subsystem was shaken, the product of the output clock frequency of the described first asynchronous FIFO subsystem and the described first asynchronous FIFO subsystem dateout bit wide should be greater than the input maximum clock frequency of the described first asynchronous FIFO subsystem and the product of the input data bit width before the described data-bus width conversion subsystem.
Above-mentioned multi-functional asynchronous FIFO is realized system, wherein, allows external logic to read after the described synchronization fifo subsystem stores certain-length data, and data are by described second asynchronous FIFO subsystem output.
Above-mentioned multi-functional asynchronous FIFO is realized system, wherein, shakes hands by the basic control information information of carrying out between the adjacent FIFO.
In order better to realize above-mentioned purpose the invention provides a kind of multi-functional asynchronous FIFO implementation method, wherein, may further comprise the steps:
Step 4, data are exported after second clock frequency inverted to the three clock frequencies by one second asynchronous FIFO subsystem;
Described synchronization fifo subsystem produces first control signal and is transferred to the outside, and the transmission of second control signal is arranged between described synchronization fifo subsystem and the described asynchronous FIFO subsystem.
Above-mentioned multi-functional asynchronous FIFO implementation method, wherein, when described first clock frequency was shaken, the product of described second clock frequency and the described first asynchronous FIFO subsystem dateout bit wide was greater than the maximum of described first clock frequency and the product of the input data bit width before the described data-bus width conversion subsystem.
Above-mentioned multi-functional asynchronous FIFO implementation method, wherein, in the described step 4, allow external logic to read after the synchronization fifo subsystem stores certain-length data, data are exported after second clock frequency inverted to the three clock frequencies by the described second asynchronous FIFO subsystem.
Above-mentioned multi-functional asynchronous FIFO implementation method wherein, is shaken hands by basic control information information of carrying out such as " reading and writing, skies, full " between the adjacent FIFO.
The asynchronous FIFO systemic-function that realize asynchronous FIFO of the present invention system and implementation method realize is abundant, can be used on many occasions that conventional asynchronous FIFO can not be suitable for, produce the control information of feature richness and possess multiple operational means by asynchronous FIFO subsystem and synchronization fifo subsystem binding energy, realize the data bit width conversion by preposition data-bus width conversion subsystem, also can adapt to the shake in a big way of outside input clock by the output clock of adjusting the first asynchronous FIFO subsystem simultaneously.
Description of drawings
Fig. 1 is that asynchronous FIFO of the present invention is realized the system configuration schematic diagram;
Fig. 2 is that asynchronous FIFO of the present invention realizes that system applies is in high-speed interface chip receiving terminal enforcement schematic diagram;
Fig. 3 is the transfer of data schematic diagram that asynchronous FIFO is realized system among Fig. 2.
Embodiment
The present invention is described in detail below in conjunction with drawings and Examples.
The characteristics of comprehensive traditional asynchronous FIFO of the present invention and synchronization fifo adopt the mode of many FIFO cascade to realize system 10 to realize an asynchronous FIFO.
Asynchronous FIFO of the present invention is realized system configuration as shown in Figure 1.Asynchronous FIFO realizes that system 10 comprises 2 traditional asynchronous FIFO subsystems of low capacity: the first asynchronous FIFO subsystem 2 and the second asynchronous FIFO subsystem 4,1 jumbo, shakes hands by basic control signal information of carrying out such as " reading and writing, skies, full " between the adjacent FIFO subsystem.In addition, the initial input in data has one.The first asynchronous FIFO subsystem 2 and the second asynchronous FIFO subsystem 4 are pressed the data line read-write, can produce sky/full signal respectively.Data-bus width conversion subsystem 1, the first asynchronous FIFO subsystem 2, synchronization fifo subsystem 3 and the second asynchronous FIFO subsystem 4 are connected with control line successively by data wire.
When asynchronous FIFO realizes that system 10 is to outside logical table Ming Qifei " half-full ", " full/almost full " signal also is " vacation " at this moment, be that asynchronous FIFO realizes that system 10 has when allowing external logic to send data than large space, external logic sends data and carries out the highway width conversion by data-bus width conversion subsystem 1 earlier, and then external logic writes the first asynchronous FIFO subsystem 2 by " writing " order with data; And then first asynchronous FIFO subsystem 2 show its non-" sky " to synchronization fifo subsystem 3, synchronization fifo subsystem 3 sends " reading " order and reads data in the first asynchronous FIFO subsystem 2; After synchronization fifo 3 stores the certain-length data into, it sends non-" in midair " signal to the outside, " empty/almost empty " signal also is " vacation " at this moment, and external logic sends " reading " order, and the data in the synchronization fifo subsystem 3 send by the second asynchronous FIFO subsystem 4.
As shown in Figure 1, this asynchronous FIFO realizes that the clock of system 10 is distributed as:
The clock of the input of the data-bus width conversion subsystem 1 and the first asynchronous FIFO subsystem 2 is external clock clk0;
The input of the output of the first asynchronous FIFO subsystem 2 and the second asynchronous FIFO subsystem 4, promptly the clock of synchronization fifo subsystem 3 inputs, output is clk1;
The output clock of the second asynchronous FIFO subsystem 4 is internal clocking clk2.
At this, clk1 is multiplied by the first asynchronous FIFO subsystem, 2 output bit wides should be multiplied by data-bus width conversion subsystem 1 data input bit wide before greater than clk0.May shake within the specific limits in some cases owing to the clk0 frequency simultaneously, therefore the clk1 frequency selection purposes will adapt to the maximum of clk0 shake, such first asynchronous FIFO subsystem 2 just can not overflow, and data can not lost at the first asynchronous FIFO subsystem, 2 places.
Wherein, to original N times (N is a natural number), this is minimized the processing clock of subsequent module to data-bus width conversion subsystem 1 with input data bus width broadening; The first asynchronous FIFO subsystem, 2 capacity are less, are interfaces of realizing the clock conversion; Synchronization fifo subsystem 3 capacity are bigger, can absorption data the burst of stream.Because synchronization fifo subsystem 3 is easy to operate, therefore can produces various signals easily and it is carried out various complex operations; The second asynchronous FIFO subsystem, 4 capacity are less, are interfaces of realizing the clock conversion.The input clock of the second asynchronous FIFO subsystem 4 is clk1, and the output clock is clk2, and the clk2 frequency determines specifically that according to functional requirement be generally the chip internal clock, the clk2 frequency can be less than clkl.
Asynchronous FIFO is realized some key signals of system 10, waits mainly by 3 generations of synchronization fifo subsystem as " empty/almost empty/in midair ", " full/almost full/half-full ".Can produce " half-full " signal as synchronous FIFO subsystem 3 makes outside interrelated logic send PAUSE control frame back-pressure data input stream amount; And for example synchronization fifo subsystem 3 is receiving the whole frame of a non-fixed length Ethernet, or sends readable signal behind the fixed length ATM frame can carry out data read etc. to outside logical expressions.
External logic realizes that to asynchronous FIFO " reading ", " writing " signal of system 10 are in effect synchronization fifo subsystem 3, also affact the first asynchronous FIFO subsystem 2 and the second asynchronous FIFO subsystem 4, the first asynchronous FIFO subsystem 2, synchronization fifo subsystem 3 and the second asynchronous FIFO subsystem 4 are moved in order.
In conjunction with Fig. 1, below be the process of data flow through this asynchronous FIFO realization system 10, may further comprise the steps:
Step 4, data are by 4 outputs of asynchronous FIFO subsystem.
Fig. 2 and Figure 3 shows that this asynchronous FIFO realizes that system 10 is applied to the embodiment of high-speed interface chip receiving terminal.
Asynchronous FIFO is realized 8 bit data streams of system 10 with the external clock triggering of 125MHz, is converted to 16 bit data streams of the internal clocking triggering of 62.5MHz.Asynchronous FIFO realizes that system 10 produces first control signals such as " full/almost full/half-full " to input; Produce " empty/almost empty/in midair " to output and wait first control signal, read operation is read for putting in order frame.As shown in Figure 2, be data processing chip in the empty frame.
The receive clock clk0 that PHY chip 20 provides among Fig. 2 should be 125MHz, and in fact it is shaken between 124MHz and 126MHz; Clk1 is 66MHz; Chip core clock clk2 is 62.5MHz.
When utilizing asynchronous FIFO of the present invention to realize system 10, the data variation schematic diagram that FIFO realizes system as shown in Figure 3:
1:2 data-bus width conversion subsystem 1 ' is converted to the 16bits data flow with the 8bits data flow;
The first asynchronous FIFO subsystem, the 2 ' degree of depth is 4, and bit wide is 16bits, and the 125MHz data flow is converted to the 66MHz data flow;
The synchronization fifo subsystem 3 ' degree of depth is 2K, and bit wide is 16bits, can hold 2 the longest frames of Ethernet;
The second asynchronous FIFO subsystem, the 4 ' degree of depth is 4, and bit wide is 16bits, and the 66MHz data flow is converted to the 62.5MHz data flow.
In conjunction with Fig. 2 and Fig. 3, by above structure, this asynchronous FIFO realization system has realized following function:
The input data are by 1:2 data-bus width conversion subsystem 1 ', make data bit width broadening to 16;
Although the clk0 that PHY chip 20 provides shakes,, be equivalent to the 132MHz under the 8bits bit wide, so data can not located to lose at the first asynchronous FIFO subsystem 2 ' because clk1 is 66MHz between 124MHz and 126MHz;
The capacity of synchronization fifo subsystem 3 ' is bigger, can absorb owing to the data burst that clock jitter caused, and anti-packet loss ability is strengthened;
Owing to adopt synchronization fifo subsystem 3 ', system can be easy to generate various control strategies, at input, asynchronous FIFO realizes that the synchronization fifo subsystem 3 ' in the system 10 ' produces " full/almost full/half-full " signal, when signal is non-" half-full ", allows external logic to send data and enter asynchronous FIFO realization system 10 '; At output, the synchronization fifo subsystem 3 ' generation in the asynchronous FIFO realization system 10 ' " empty/almost empty/in midair " signal, after frame data were put in order in the 3 ' storage one of synchronization fifo subsystem, it sent non-" in midair " signal permission external logic to the outside and reads;
Allow external logic to read behind synchronization fifo subsystem 3 ' storage one whole frame, data flow is carried out the clock zone conversion through the second asynchronous FIFO subsystem 4 '.
For general asynchronous FIFO, above asynchronous FIFO realizes that many functions of system all are difficult to realize, comparatively speaking, the asynchronous FIFO among the present invention realizes that system 10 ' can be easier to realize.
Certainly, above-mentioned asynchronous/synchronization fifo subsystem also can be respectively by a plurality of asynchronous/synchronization fifo is in series, and forms asynchronous/synchronization fifo subsystem.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection range of the appended claim of the present invention.
Claims (10)
1, a kind of asynchronous FIFO that is used for communication system is realized system, it is characterized in that, comprise the one first asynchronous FIFO subsystem, a synchronous FIFO subsystem and the one second asynchronous FIFO subsystem that are connected successively by data wire and control line, described synchronization fifo subsystem produces first control signal and is transferred to the outside, and the transmission of second control signal is arranged between described synchronization fifo subsystem and the adjacent asynchronous FIFO subsystem.
2, multi-functional asynchronous FIFO according to claim 1 is realized system, it is characterized in that, also comprises a data/address bus modular converter that links to each other with the described first asynchronous FIFO subsystem, is used for the highway width of broadening input data.
3, multi-functional asynchronous FIFO according to claim 2 is realized system, it is characterized in that, when the input clock frequency of the described first asynchronous FIFO subsystem was shaken, the product of the output clock frequency of the described first asynchronous FIFO subsystem and the described first asynchronous FIFO subsystem dateout bit wide should be greater than the input maximum clock frequency of the described first asynchronous FIFO subsystem and the product of the input data bit width before the described data-bus width conversion subsystem.
4, realize system according to claim 1,2 or 3 described multi-functional asynchronous FIFOs, it is characterized in that allow external logic to read after the described synchronization fifo subsystem stores certain-length data, data are by described second asynchronous FIFO subsystem output.
5, realize system according to claim 1,2 or 3 described multi-functional asynchronous FIFOs, it is characterized in that, shake hands by reading and writing, sky, the full information information of carrying out between the adjacent FIFO subsystem.
6, a kind of multi-functional asynchronous FIFO implementation method is characterized in that, may further comprise the steps:
Step 1, input data be by one first asynchronous FIFO subsystem, from the one one clock frequency inverted to the second clock frequency;
Step 2, data are by a synchronous FIFO subsystem;
Step 3, data are exported after second clock frequency inverted to the three clock frequencies by one second asynchronous FIFO subsystem;
Described synchronization fifo subsystem produces first control signal and is transferred to the outside, and the transmission of second control signal is arranged between described synchronization fifo subsystem and the described asynchronous FIFO subsystem.
7, multi-functional asynchronous FIFO implementation method according to claim 6 is characterized in that, also comprises step before the described step 1:
One data/address bus modular converter will be imported the bit wide broadening of data.
8, multi-functional asynchronous FIFO implementation method according to claim 7, it is characterized in that, when described first clock frequency was shaken, the product of described second clock frequency and the described first asynchronous FIFO subsystem dateout bit wide was greater than the maximum of described first clock frequency and the product of the input data bit width before the described data-bus width conversion subsystem
9, according to claim 6,7 or 8 described multi-functional asynchronous FIFO implementation methods, it is characterized in that, in the described step 4, allow external logic to read behind the certain data length of synchronization fifo subsystem stores, data are exported after second clock frequency inverted to the three clock frequencies by the described second asynchronous FIFO subsystem.
10, according to claim 6,7 or 8 described multi-functional asynchronous FIFO implementation methods, it is characterized in that, shake hands by reading and writing, sky, the full information information of carrying out between the adjacent FIFO subsystem.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100120822A CN100463443C (en) | 2005-07-01 | 2005-07-01 | Asynchronous FIFO realizing system and realizing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100120822A CN100463443C (en) | 2005-07-01 | 2005-07-01 | Asynchronous FIFO realizing system and realizing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1893388A true CN1893388A (en) | 2007-01-10 |
| CN100463443C CN100463443C (en) | 2009-02-18 |
Family
ID=37597910
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100120822A Expired - Fee Related CN100463443C (en) | 2005-07-01 | 2005-07-01 | Asynchronous FIFO realizing system and realizing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100463443C (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101299204B (en) * | 2008-06-10 | 2010-06-02 | 北京天碁科技有限公司 | Asynchronous FIFO and address conversion method thereof |
| CN102129696A (en) * | 2010-12-27 | 2011-07-20 | 上海大学 | Method for calculating parameters of arc edge image based on FPGA |
| CN104298634A (en) * | 2014-09-24 | 2015-01-21 | 四川九洲电器集团有限责任公司 | Data transmission system based on FPGA and DSP |
| WO2019165954A1 (en) * | 2018-03-01 | 2019-09-06 | 深圳市中兴微电子技术有限公司 | Data bit width conversion method and device, and computer-readable storage medium |
| CN113867681A (en) * | 2021-09-30 | 2021-12-31 | 海光信息技术股份有限公司 | Data processing method and device, data processing equipment and storage medium |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4873703A (en) * | 1985-09-27 | 1989-10-10 | Hewlett-Packard Company | Synchronizing system |
| CA2106271C (en) * | 1993-01-11 | 2004-11-30 | Joseph H. Steinmetz | Single and multistage stage fifo designs for data transfer synchronizers |
| JP4849763B2 (en) * | 2000-06-09 | 2012-01-11 | ザ トラスティーズ オブ コロンビア ユニヴァーシティ イン ザ シティ オブ ニューヨーク | Low latency FIFO circuit for mixed asynchronous and synchronous systems |
| JP4251094B2 (en) * | 2003-12-04 | 2009-04-08 | ヤマハ株式会社 | Asynchronous signal input device and sampling frequency converter |
| CN100424663C (en) * | 2004-02-10 | 2008-10-08 | 中国科学院计算技术研究所 | Implementing asynchronous first-in first-out data transmission by double-port direct access storage device |
-
2005
- 2005-07-01 CN CNB2005100120822A patent/CN100463443C/en not_active Expired - Fee Related
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101299204B (en) * | 2008-06-10 | 2010-06-02 | 北京天碁科技有限公司 | Asynchronous FIFO and address conversion method thereof |
| CN102129696A (en) * | 2010-12-27 | 2011-07-20 | 上海大学 | Method for calculating parameters of arc edge image based on FPGA |
| CN102129696B (en) * | 2010-12-27 | 2012-12-19 | 上海大学 | Method for calculating parameters of arc edge image based on FPGA |
| CN104298634A (en) * | 2014-09-24 | 2015-01-21 | 四川九洲电器集团有限责任公司 | Data transmission system based on FPGA and DSP |
| CN104298634B (en) * | 2014-09-24 | 2017-06-30 | 四川九洲电器集团有限责任公司 | Data transmission system based on FPGA and DSP |
| WO2019165954A1 (en) * | 2018-03-01 | 2019-09-06 | 深圳市中兴微电子技术有限公司 | Data bit width conversion method and device, and computer-readable storage medium |
| CN113867681A (en) * | 2021-09-30 | 2021-12-31 | 海光信息技术股份有限公司 | Data processing method and device, data processing equipment and storage medium |
| CN113867681B (en) * | 2021-09-30 | 2024-03-08 | 海光信息技术股份有限公司 | Data processing method and device, data processing equipment and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100463443C (en) | 2009-02-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111131091B (en) | Inter-chip interconnection method and system for network on chip | |
| CN1893388A (en) | Asynchronous FIFO realizing system and realizing method | |
| US8217814B1 (en) | Low power serial to parallel converter | |
| US20090323731A1 (en) | Low power deserializer and demultiplexing method | |
| CN101047475A (en) | Design method for HARQ technical data buffer store and its circuit | |
| CN1551237A (en) | Semiconductor memory device having advanced data strobe circuit | |
| CN111597141B (en) | Hierarchical exchange structure and deadlock avoidance method for ultrahigh-order interconnection chip | |
| CN105591645B (en) | A kind of multistage serial-parallel conversion circuit | |
| CN101001199A (en) | Data processing method of high speed multidigit parallel data bus | |
| CN1118033C (en) | Discrete 3780-point Fourier transformation processor system and its structure | |
| US8923315B2 (en) | Packet router having a hierarchical buffer structure | |
| Su et al. | Network-on-chip router design with buffer-stealing | |
| CN114302089A (en) | Multi-channel video signal cache control method and system based on FPGA | |
| CN1143315C (en) | Control circuit of asynchronous first in first out system | |
| CN2502323Y (en) | Buffer for changing data access rate and system using the same | |
| CN1855783A (en) | Mass TDMA complex switching chip data processing method | |
| CN110705195A (en) | Cross-clock-domain depth self-configuration FIFO system based on FPGA | |
| CN1691568A (en) | Method and apparatus for data cross in synchronous data transmission network | |
| CN1313900C (en) | Synchronous logic circuit interface and synchronization method thereof | |
| JP5775101B2 (en) | Signal receiving circuit | |
| CN100340094C (en) | Telephone conference boards | |
| WO2023104210A1 (en) | Data transmission chip and electronic device | |
| US20230057708A1 (en) | Semiconductor device, and data processing circuit and method | |
| CN1787110A (en) | Method and apparatus for realizing interface | |
| CN113472964B (en) | Image processing device and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: BEIJING POWER ECONOMIC RESEARCH INSTITUTE Free format text: FORMER OWNER: ZTE CORPORATION Effective date: 20140129 Owner name: STATE GRID BEIJING ELECTRIC POWER COMPANY CHINA TE Effective date: 20140129 |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 518057 SHENZHEN, GUANGDONG PROVINCE TO: 100055 XICHENG, BEIJING |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20140129 Address after: 100055 No. 15 West Street, Guanganmen station, Beijing, Xicheng District Patentee after: State Power Economic Research Institute Patentee after: State Grid Beijing Electric Power Company Patentee after: CHINA TECHNOLOGY EXCHANGE CO., LTD. Address before: 518057 Nanshan District, Guangdong high tech Industrial Park, science and Technology Industrial Park, ZTE building, block A, layer 6, layer Patentee before: ZTE Corporation |
|
| TR01 | Transfer of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090218 Termination date: 20150701 |
|
| EXPY | Termination of patent right or utility model |