CN1574347A - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
CN1574347A
CN1574347A CNA2004100586705A CN200410058670A CN1574347A CN 1574347 A CN1574347 A CN 1574347A CN A2004100586705 A CNA2004100586705 A CN A2004100586705A CN 200410058670 A CN200410058670 A CN 200410058670A CN 1574347 A CN1574347 A CN 1574347A
Authority
CN
China
Prior art keywords
mentioned
semiconductor chip
lead
wire
interior section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2004100586705A
Other languages
Chinese (zh)
Other versions
CN100370612C (en
Inventor
金本光一
增田正亲
和田环
杉山道昭
木村美香子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Solutions Technology Ltd
Original Assignee
Hitachi Ltd
Hitachi ULSI Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi ULSI Systems Co Ltd filed Critical Hitachi Ltd
Publication of CN1574347A publication Critical patent/CN1574347A/en
Application granted granted Critical
Publication of CN100370612C publication Critical patent/CN100370612C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48253—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a potential ring of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01021—Scandium [Sc]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01058—Cerium [Ce]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10162—Shape being a cuboid with a square active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1433—Application-specific integrated circuit [ASIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Abstract

A first semiconductor chip (2) is bonded and secured to a second semiconductor chip (3) with a back surface of the first semiconductor chip (2) and a circuit forming surface (3X) of the second semiconductor chip (3) facing each other, and an inner portion of a support lead (6) is bonded and secured to the circuit forming surface (3X) of the second semiconductor chip (3). Such a configuration makes it possible to provide a semiconductor with a reduced thickness.

Description

Semiconductor device
The application is that application number is 998140090, the applying date is on September 30th, 1999, denomination of invention is divided an application for the patent application of " semiconductor device and manufacture method thereof and electronic installation ".
Technical field
The present invention relates to semiconductor device, particularly relate to and make 2 semiconductor chips carry out lamination, use and otherwise effective technique in the semiconductor device that these 2 semiconductor chips is sealed with a resin sealing body.
Background technology
With the high capacity of realizing memory circuitry is purpose, and people have proposed to make 2 semiconductor chips that constitute memory circuitry to carry out lamination, the scheme of the stacked semiconductor device that these 2 semiconductor chips is sealed with a resin sealing body.For example, open the stacked layer type semiconductor device that discloses LOC (Lead On Chip, the lead-in wire on the chip) structure in the flat 7-58281 communique the spy.
The constituting of stacked layer type semiconductor device of LOC structure has: the 1st semiconductor chip and the 2nd semiconductor chip that form on this circuit formation face as the surface (interarea) within the table back side (toward each other an interarea and another interarea); The centre exists insulating properties and is adhesively fixed filmily on the circuit formation face of the 1st semiconductor chip, and the filament by conductivity is electrically connected to a plurality of the 1st lead-in wires on this circuit formation face simultaneously; The centre exists insulating properties and is adhesively fixed filmily on the circuit formation face of the 2nd semiconductor chip, and the filament by conductivity is electrically connected to a plurality of the 2nd lead-in wires on this circuit formation face simultaneously; Seal the resin sealing body of interior section, the 2nd interior section that goes between and the filament etc. of the 1st semiconductor chip, the 2nd semiconductor chip, the 1st lead-in wire.In the 1st semiconductor chip and the 2nd semiconductor chip each is carried out lamination under the circuit formation face state toward each other that makes separately.Each the 1st lead-in wire, the 2nd lead-in wire engage under the state that overlaps each other in the coupling part that makes separately.
The inventor etc. were faced with some following problems before exploitation stacked layer type semiconductor device.
Under the situation of above-mentioned existing LOC structure, because with 2 lead frame manufacturings, so the cost height.
In addition, under the situation of above-mentioned existing technology,, need 2 lead frames owing to make 2 semiconductor chips carry out lamination.
In addition, owing to make 2 semiconductor chips carry out lamination, so, the electrode pad of 2 semiconductor chips can not be set on 4 directions of semiconductor chip then as if with 1 lead frame.
The objective of the invention is to, provide and to realize making 2 semiconductor chips to carry out lamination, seal the technology of slimming of the semiconductor device of these 2 semiconductor chips with a resin sealing body.
Other purpose of the present invention is, providing to tackle a kind ofly makes 2 semiconductor chips carry out lamination, seal the technology of structure of the semiconductor device of these 2 semiconductor chips with a resin sealing body, in this structure, 1 used for lead frame is made in the electrode pad that is provided with on 4 directions of laminated body of 2 semiconductor chips.
Other purpose of the present invention is, provides a kind of feasible assembling area to reduce but the constant multicore sheet of memory capacity is encapsulated into possible technology.
Other purpose of the present invention is, is provided to make 2 semiconductor chips carry out lamination, seals with a resin sealing body in the structure of semiconductor device of these 2 semiconductor chips, can prevent the technology of the generation of crackle.
Above-mentioned and other purpose and new feature of the present invention by means of telling about and accompanying drawing of this specification, will understand that to such an extent that more know.
Summary of the invention
In order to reach above-mentioned purpose of the present invention, a kind of semiconductor device is provided, comprising: the 1st semiconductor chip, have circuit and form face and form the face opposing backside surface with this circuit, and a plurality of electrode pads that on foregoing circuit formation face, form; The 2nd semiconductor chip has circuit and forms face and form the face opposing backside surface with this circuit, and a plurality of electrode pads that form on foregoing circuit formation face, and has than the also big planar dimension of above-mentioned the 1st semiconductor chip; Many the 1st signal leads, its each root all has interior section and exterior section, above-mentioned interior section is electrically connected with each electrode pad of above-mentioned the 1st semiconductor chip and the 2nd semiconductor chip respectively by the filament of conductivity, and each end points of the above-mentioned interior section of above-mentioned a plurality of the 1st signal leads all stops near the side of above-mentioned the 2nd semiconductor chip; The fixed potential lead-in wire has interior section and exterior section; And resin sealing body, be used for sealing above-mentioned the 1st semiconductor chip, above-mentioned the 2nd semiconductor chip, the interior section of above-mentioned lead-in wire, the interior section and the above-mentioned filament of above-mentioned support lead-in wire, it is characterized in that: above-mentioned the 1st semiconductor chip forms on above-mentioned the 2nd semiconductor chip that is adhesively fixed under the face state respect to one another at the circuit that makes above-mentioned the 1st semiconductor chip backside and above-mentioned the 2nd semiconductor chip, and the interior section of said fixing current potential lead-in wire is adhesively secured on the circuit formation face of above-mentioned the 2nd semiconductor chip, wherein, the above-mentioned interior section of said fixing current potential lead-in wire, from plane graph, be formed above-mentioned the 1st semiconductor chip is surrounded.
In above-mentioned semiconductor device of the present invention, also comprise a plurality of the 2nd signal leads, each of above-mentioned the 2nd signal lead all has interior section and exterior section, the part of above-mentioned interior section is arranged on the circuit formation face of above-mentioned the 2nd semiconductor chip and stops near the side of above-mentioned the 1st semiconductor chip, and above-mentioned a part of interior section of above-mentioned the 2nd signal lead is electrically connected with above-mentioned electrode pad by conductive filament.
The present invention also provides a kind of semiconductor device, comprising: the 1st semiconductor chip, and have circuit and form face and form the face opposing backside surface with this circuit, and a plurality of electrode pads that on foregoing circuit formation face, form; The 2nd semiconductor chip, having circuit forms face and forms the face opposing backside surface with this circuit, and a plurality of electrode pads that on foregoing circuit formation face, form, and have than the also big planar dimension of above-mentioned the 1st semiconductor chip, above-mentioned the 1st semiconductor chip is stacked and placed on above-mentioned the 2nd semiconductor chip, makes above-mentioned the 1st semiconductor chip backside be bonded on the circuit formation face of above-mentioned the 2nd semiconductor chip; A plurality of the 1st signal leads, its each all have interior section and with the continuous exterior section of above-mentioned interior section; Fixed potential lead-in wire, have interior section and with the continuous exterior section of above-mentioned interior section; The 1st conductive filament is electrically connected the above-mentioned electrode pad of the above-mentioned interior section of above-mentioned the 1st signal lead and the above-mentioned the 1st and the 2nd semiconductor chip respectively; The 2nd conductive filament is electrically connected the above-mentioned interior section of said fixing current potential lead-in wire and the above-mentioned electrode pad of the above-mentioned the 1st and the 2nd semiconductor chip respectively; And resin sealing body, be used for sealing the above-mentioned interior section of the above-mentioned the 1st and the 2nd semiconductor chip, the above-mentioned the 1st and the 2nd conductive filament, above-mentioned the 1st signal lead and the above-mentioned interior section of said fixing current potential lead-in wire, the said external part of above-mentioned the 1st signal lead and fixed potential lead-in wire is stretched from above-mentioned resin sealing body; It is characterized in that: the end of the above-mentioned interior section of above-mentioned a plurality of the 1st signal leads stops near the side of above-mentioned the 2nd semiconductor chip; Be configured and bond on the circuit formation face of above-mentioned the 2nd semiconductor chip with the above-mentioned interior section of a part of said fixing current potential lead-in wire; Wherein, the above-mentioned interior section of said fixing current potential lead-in wire from plane graph, is formed above-mentioned the 1st semiconductor chip is surrounded.
In above-mentioned semiconductor device of the present invention, also comprise a plurality of the 2nd signal leads, its each all have interior section and with the continuous exterior section of above-mentioned interior section; The part of the above-mentioned interior section of above-mentioned the 2nd signal lead extends on the foregoing circuit formation face of above-mentioned the 2nd semiconductor chip; Be electrically connected to each other by the 3rd conductive filament with the above-mentioned interior section of above-mentioned the 2nd signal lead and the above-mentioned electrode pad of above-mentioned the 1st semiconductor chip.
In above-mentioned semiconductor device of the present invention, above-mentioned the 2nd semiconductor chip has rectangular shape and a pair of on the upwardly extending long limit of the 1st side and a pair of at the upwardly extending minor face of the 2nd side perpendicular to above-mentioned the 1st direction; The above-mentioned electrode pad of above-mentioned the 2nd semiconductor chip is arranged along above-mentioned a pair of long limit; Arrange on above-mentioned a pair of long limit along above-mentioned the 2nd semiconductor chip on above-mentioned the 1st direction, the above-mentioned end of above-mentioned the 1st signal lead; Dispose on above-mentioned the 2nd direction with above-mentioned the 2nd signal lead, and the above-mentioned interior section of above-mentioned the 2nd signal lead intersects with the above-mentioned minor face of above-mentioned the 2nd semiconductor chip.
In above-mentioned semiconductor device of the present invention, above-mentioned the 1st semiconductor chip has square configuration, and the above-mentioned electrode pad of above-mentioned the 1st semiconductor chip is arranged along these four square limits.
In above-mentioned semiconductor device of the present invention, the above-mentioned interior section of said fixing current potential lead-in wire and the above-mentioned interior section of above-mentioned the 2nd signal lead are bonded on the foregoing circuit formation face of above-mentioned the 2nd semiconductor chip by means of the insulation adhering film.
In above-mentioned semiconductor device of the present invention, the above-mentioned interior section of said fixing current potential lead-in wire is bonded on the foregoing circuit formation face of above-mentioned the 2nd semiconductor chip by means of the insulation adhering film, and leaves between the foregoing circuit formation face of the above-mentioned interior section of above-mentioned the 2nd signal lead and above-mentioned the 2nd semiconductor chip at interval.
In above-mentioned semiconductor device of the present invention, said fixing current potential lead-in wire comprises the earthing potential lead-in wire.
In above-mentioned semiconductor device of the present invention, also comprise and have interior section and supply with lead-in wire with the power supply of the continuous exterior section of above-mentioned interior section, the part that above-mentioned power supply is supplied with the above-mentioned interior section of lead-in wire is configured on the foregoing circuit formation face of above-mentioned the 2nd semiconductor chip, and above-mentioned power supply is supplied with the above-mentioned interior section of lead-in wire, on plane graph, see, be formed above-mentioned the 1st semiconductor chip is surrounded.
In above-mentioned semiconductor device of the present invention, the above-mentioned back side of above-mentioned the 2nd semiconductor chip directly contacts with above-mentioned resin sealing body.
In above-mentioned semiconductor device of the present invention, above-mentioned the 1st semiconductor chip is bonded on above-mentioned the 2nd semiconductor chip by means of the insulation adhering film.
Description of drawings
Fig. 1 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 1.
Fig. 2 is the profile along the model utility of the A-A line of Fig. 1.
Fig. 3 is the profile along the model utility of the B-B line of Fig. 1.
The profile of Fig. 4 model utility has illustrated the part of Fig. 3.
Fig. 5 is the profile along the model utility of the C-C line of Fig. 1.
Fig. 6 is used for illustrating the function of lead-in wire of semiconductor device of embodiment 1 and the key diagram of configuration.
Fig. 7 is the plane graph of the model utility of the lead frame that uses in the manufacturing process of the semiconductor device of embodiment 1.
Fig. 8 is the profile of model utility of manufacturing that is used for illustrating the semiconductor device of embodiment 1.
Fig. 9 is the plane graph of model utility that has formed the lead frame of resin sealing body in the manufacturing of semiconductor device of embodiment 1.
Figure 10 is the plane graph of model utility of lead frame that has formed 5 structures that connect together of seal in the manufacturing of the semiconductor device of embodiment 1.
Figure 11 is the profile that semiconductor device of embodiment 1 has been assembled to the key component model utility of the state on the assembling substrate.
Figure 12 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 2.
Figure 13 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 3.
Figure 14 is the profile along the model utility of the D-D line of Figure 13.
Figure 15 is the profile along the model utility of the E-E line of Figure 13.
Figure 16 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 4.
Figure 17 is the profile along the model utility of the F-F line of Figure 16.
Figure 18 is the profile along the model utility of the G-G line of Figure 16.
Figure 19 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 5.
Figure 20 is the profile along the model utility of the H-H line of Figure 19.
Figure 21 is the profile along the model utility of the I-I line of Figure 19.
Figure 22 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 5.
Figure 23 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 6.
Figure 24 is the profile along the model utility of the J-J line of Figure 23.
Figure 25 is the profile along the model utility of the K-K line of Figure 23.
Figure 26 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 6.
Figure 27 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 7.
Figure 28 is the profile along the model utility of the L-L line of Figure 27.
Figure 29 is the profile along the model utility of the M-M line of Figure 27.
Figure 30 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 7.
Figure 31 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 8.
Figure 32 is the profile along the model utility of the N-N line of Figure 31.
Figure 33 is the profile along the model utility of the P-P line of Figure 31.
Figure 34 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 8.
Figure 35 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 9.
Figure 36 is the profile along the model utility of the Q-Q line of Figure 35.
Figure 37 is the profile along the model utility of the R-R line of Figure 35.
Figure 38 is the profile along the model utility of the S-S line of Figure 35.
The plane graph of the model utility of Figure 39 shows the part of Figure 35.
The plane graph of the model utility of Figure 40 shows the part of Figure 35.
Figure 41 is the plane graph to the model utility after the part expansion of Figure 36.
Figure 42 shows the 1st semiconductor wafer that uses in the manufacturing as the semiconductor device of embodiment 9 summary constitutes ((a) is the plane graph of model utility, (b) is the profile of model utility).
Figure 43 shows the 2nd semiconductor wafer that uses in the manufacturing as the semiconductor device of embodiment 9 summary constitutes ((a) is the plane graph of model utility, (b) is the profile of model utility).
Figure 44 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 9.
Figure 45 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 9.
Figure 46 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 9.
Figure 47 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 9.
Figure 48 is the profile that is used for illustrating as the model utility of the manufacturing of the semiconductor device of embodiment 9.
Figure 49 has been equipped with the plane graph as the model utility of the CF card of the semiconductor device of embodiment 9.
Figure 50 is the profile as the model utility of the semiconductor device of embodiments of the invention 9 variation.
Figure 51 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 10.
Figure 52 is the profile along the model utility of the T-T line of Figure 51.
Embodiment
Below, describe embodiments of the invention in detail referring to accompanying drawing.In addition, being used for illustrating in whole accompanying drawing of inventive embodiment,, omit it and illustrate repeatedly having the same label of giving of same function.
(embodiment 1)
In the present embodiment, to being applied to, the present invention describes as the example of the semiconductor device of TQFP (Thin Quad Flatpack Package, the slim quad flat package) type of 4 directions lead-in wire array structures.
Fig. 1 be as removing of embodiments of the invention 1 the model utility plane graph of state on semiconductor device top, Fig. 2 is the model utility profile along the A-A line of Fig. 1, Fig. 3 is the model utility profile along the B-B line of Fig. 1, the model utility profile of Fig. 4 has illustrated the part of Fig. 3, and Fig. 5 is the model utility profile along the C-C line of Fig. 1.
As Fig. 1, Fig. 2, Fig. 3 and shown in Figure 5, the semiconductor device 1 of present embodiment 1 has at the circuit of the Semiconductor substrate of square shape and forms the semiconductor chip (the 2nd semiconductor chip) 3 that has formed a plurality of electrode pads 4 on the semiconductor chip (the 1st semiconductor chip) 2 that formed a plurality of electrode pads 4 on face (interarea) 2X, circuit formation face (interarea) 3X in the Semiconductor substrate of the size square shape also big than the Semiconductor substrate of this semiconductor chip 2.As the semiconductor chip of present embodiment 1, for example use ASIC (Application SpecificIntegrated Circuit, application-specific integrated circuit (ASIC)), as semiconductor chip 3, for example use flash memory (Flash Memory).
In the present embodiment, the flat shape of semiconductor chip for example forms with square, and the flat shape of semiconductor chip 3 for example forms with rectangle.The planar dimension that semiconductor chip 3 usefulness are also bigger than semiconductor chip 2 (overall dimension) forms.
Form the opposite one side of face 2X with the circuit of semiconductor chip 2, form the face 2X back side (another interarea) in opposite directions with circuit in other words, formed face 3X top by mounting (configuration) to the circuit of semiconductor chip 3, under the constant state that maintains the original state with bonding agent 5 the circuit of the back side of semiconductor chip 2 and the semiconductor chip 3 formation face 3X formation semiconductor chip stack body that is adhesively fixed.Supporting the be adhesively fixed circuit of semiconductor chip 3 of semiconductor chip stack body of lead-in wire 6 to form face 3X and go up and support this semiconductor chip stack body.
In the outside of the semiconductor chip stack body of semiconductor chip 2,3, the interior section 7A of the lead-in wire 7 that configuration is made of interior section 7A and exterior section 7B.The electrode pad separately 4 of each interior section 7A and semiconductor chip 2 and semiconductor chip 3 is electrically connected with the filament 8 of conductivity.
The formation of each chip of above-mentioned semiconductor chip 2,3 all is for example based on Semiconductor substrate that is made of monocrystalline silicon and the multiple wiring layer that forms in this Semiconductor substrate top.On semiconductor chip 3,, for example, constitute the flash memory of 64 megabits as memory circuitry.
Form on the face 2X at circuit, be formed with a plurality of electrode pads (bonding welding pad) 4 along 4 limits as the surface within the table back side of semiconductor chip 2 (interarea).In these a plurality of electrode pads 4 each; all be used in surface protection film (final protective film) lining that forms in the superiors within the multiple wiring layer of semiconductor chip 2, on this surface protection film, form the bonding opening that expose on the surface that makes electrode pad 4.
Forming on the face 3X as the circuit of the surface within the table back side of semiconductor chip 3 (interarea), the long limit of the side within 2 long limits toward each other is formed with a plurality of electrode pads 4.In these a plurality of electrode pads 4 each all forms on the wiring layer of the superiors within the multiple wiring layer of semiconductor chip 3.The wiring layer of the superiors is used in surface protection film (final protective film) lining that forms on the upper strata early stage, and formation makes the bonding opening that expose on the surface of electrode pad 4 on this surface protection film.
Flat shape with square shape formation resin sealing body 9 in present embodiment 1, for example forms with rectangle.Arrange the exterior section 7B of a plurality of lead-in wires 7 along four limits of this resin sealing body 9.
As shown in Figure 6, all give a terminal title among the exterior section 7B of a plurality of lead-in wires 7 each.For example the VCC terminal is the power supply potential terminal that current potential is fixed as power supply potential (for example 5[V]).The VSS terminal is the reference potential terminal that current potential is fixed as reference potential (for example 0[V]).The CDE terminal is that the instruction data allow terminal.The OE terminal is that output allows terminal.The SC terminal is the serial clock terminal.WE writes the permission terminal.CE is that sheet selects terminal.The explanation of the terminal marking outside above-mentioned is shown in table 1.
Table 1 (MCP pin configuration table)
# Terminal Function Function # Terminal Function Function
1 Vss Ground Ground 51 D5 5 Data 5
2 Vcc Power?supply Power supply 52 D6 6 Data 6
3 Vcc1 Power?supply(flash) Power supply (flash) 53 D11 11 Data 11
4 RES Resal Reset 54 D12 12 Data 12
5 R/B Ready/Busy Ready/busy 55 D13 13 Data 13
6 CDE Command?Data Enable Director data allows 56 Vss Ground Ground
7 OE Output?Enable Output allows 57 D14 14 Data 14
8 Vss Ground Ground 58 D7 7 Data 7
9 I/D0 Input/Output?0 Input and output 0 59 CE1 Chip?Enable 1 Sheet selects 1
10 I/D1 Input/Output?1 Input and output 1 60 A10 Adress?10 Address 10
11 RDY2 Input Ready (2 memory blocks are used) 61 OE Output Enable Output allows
12 I/D2 Input/Output?2 Input and output 2 62 D15 Dala?15 Data 15
13 RES Resal Reset 63 CE2 Chip?Enable 2 Sheet selects 2
14 I/D3 Input/Output?3 Input and output 3 64 IORD Input Read data control
15 D-S-BPT Input Diagnostic mode is selected 65 IOWR Input Write data control
16 Vcc Power?supply Power supply 66 Vcc Power?supply Power supply
17 Vcc1 Power?supply(flash) Power supply (flash) 67 A9 Address?9 Address 9
18 I/D4 Input/Output?4 Input and output 4 68 A8 Address?8 Address 8
19 I/D5 Input/Output?5 Input and output 5 69 A7 Address?7 Address 7
20 I/D6 Input/Output?6 Input and output 6 70 A6 Address?6 Address 6
21 I/D7 Input/Output?7 Input and output 7 71 Vss Ground Ground
22 CEA1 Output Sheet selects 1 72 WE Write?Enable Write permission
23 CEA2 Output Sheet selects 2 73 IREQ Output Interrupt request
24 Vcc Power?supply Power supply 74 CSEL Input The card choosing
25 SCA1 Output Serial clock output 1 75 D-S-BPA Input Diagnostic mode is selected
26 SC Serial?Clock Serial clock input 1 76 RESET Resat Reset
27 WE Write?Enable Write permission 77 WAIT Wait Wait for
28 CE Chip?Enable The sheet choosing 78 A5 Address?5 Address 5
29 Vss Ground Ground 79 A4 Address?4 Address 4
30 SCA2 Output Serial clock output 2 80 A3 Address?3 Address 3
31 Vss Ground Ground 81 A2 Address?2 Address 2
32 CEA3 Output Sheet selects 3 82 INPACK Output The input response
33 CEA4 Output Sheet selects 4 83 REQ Reqister Register
34 CEA5 Output Sheet selects 5 84 DASP Input/Output The control of shaking hands
35 WEA Output The sheet choosing 85 STSCHG Input/Output Status signal
36 DA7 Input/Output Data 7 86 A1 Address?1 Address 1
37 DA6 Input/Output Data 6 87 A0 Address?0 Address 0
38 DA5 Input/Output Data 5 88 D0 Data?0 Data 0
39 Vcc Power?supply Power supply 89 D1 Data?1 Data 1
40 DA4 Input/Output Data 4 90 D2 Data?2 Data 2
41 DA3 Input/Output Data 3 91 IOIS18 Output 16 inhibit signals
42 DA2 Input/Output Data 2 92 D8 Data?8 Data 8
43 DA1 Input/Output Data 1 93 D9 Data?9 Data 9
44 DA0 Input/Output Data 0 94 D10 Data?10 Data 10
45 CEA Output Output allows 95 Vcc Powser?supply Power supply
46 CDEA Output Director data allows 96 PORT PORT Port
47 RDY1 Output Ready signal 1 97 EMODE Input Model selection
48 Vcc Power?supply Power supply 98 STBY STANBY Standby
49 D3 Data?3 Data 3 99 XIN Crystal oscillator (IN)
50 D4 Data?4 Data 4 100 XOUT Crystal oscillator (OUT)
The way of the such formation of employing owing to there is not joint (also being called die pad) between semiconductor chip 2 and semiconductor chip 3, forms face 2X forms face 3X to the circuit of semiconductor chip 3 distance so can dwindle from the circuit of semiconductor chip 1.In addition, owing between semiconductor chip 2 and semiconductor chip 3, only there is an adhesive linkage, form face 2X forms face 3X to the circuit of semiconductor chip 3 distance so can dwindle from the circuit of semiconductor chip 1.Support lead-in wire 6 in addition, the circuit of semiconductor chip forms on the face 3X owing to be adhesively fixed, so the thickness of supporting lead-in wire 6 offsets with the height of the loop line (loop) of the filament 8 that the interior section 7A of the electrode pad 6 of semiconductor chip 2 and lead-in wire 7 is electrically connected, do not exist by the influence of supporting lead-in wire 6 generations to the thickness of resin sealing body.
The lead-in wire 7 of present embodiment 1, as Fig. 2, Fig. 3 and shown in Figure 5, use interior section (inner lead part) 7A that seals by resin sealing body and exterior section (outside lead part) 7B that exports to the outside of resin sealing body 9 to constitute, exterior section 7B for example is formed gull wing as the surface-adhered type shape.
As the filament 8 of conductivity, can use for example gold (Au) silk.The method of attachment of filament 8 is for example used and with the bonding method of thermocompression bonding and ultrasonic vibration.
Resin sealing body 9 turns to purpose to realize low stress, for example, can be that the phenyl of curing agent, silicone rubber and filler etc. is that resin forms with adding phenol into.Progressive die casting is the ingot casting mould that a kind of use possesses jar, runner, inflow cast gate and cavity etc., by runner with flow into cast gate, from pressurize in the cavity method of injection resin-shaped resin seal of jar.
At Fig. 2, among Fig. 3 and Fig. 5, semiconductor chip 2, the thickness of each chip in 3 all is 0.24mm, the thickness of bonding agent 5 is 0.01mm, the thickness of lead-in wire 7 is 0.125mm, height (loop line height) till the top from the interarea 2A of semiconductor chip 2 to the filament 8 that the interior section 7A of the electrode pad 4 of this semiconductor chip 2 and lead-in wire 7 is electrically connected is 0.19mm, till from the top of this filament to the upper surface of resin sealing body 9 is 0.065mm at interval, the thickness of resin sealing body 9 is 1.0mm, and the height of the fitting surface from the upper surface of resin sealing body to lead-in wire 7 is 1.20mm.
Support that the upper surface of lead-in wire 6 is also lower than the top of filament 8.Support lead-in wire 6, will be extended for as shown in Figure 1 and make 2 minor faces toward each other of crosscut semiconductor chip 3.
As shown in Figure 4, semiconductor chip 2, each side in 3, all to make the limit 2A of the side within 2 limits toward each other of semiconductor chip 2 be positioned at long limit 3A one side of the side within 2 long limits toward each other of semiconductor chip 3, make long limit 3B one side that the limit 2B of the opposing party within 2 limits toward each other of semiconductor chip 2 is positioned at the side within 2 long limits toward each other of semiconductor chip 3 like that, make the back side of semiconductor chip 2 and the circuit of semiconductor chip 3 form face toward each other, and, the distance L 1 till from the side of a side's of semiconductor chip 2 limit 2A one side to a side's of semiconductor chip 3 long limit 3A than the also wide position like that separately of distance L 2 till from the side of the opposing party's of semiconductor chip 2 limit 2B one side to the opposing party's of semiconductor chip 3 long limit 3B all mistake carry out lamination under the state that comes.In other words, each side in the semiconductor chip 2,3 carries out lamination under the next state that staggers from the center respectively on distance L 1 becomes than the also wide direction of distance L 2.
Adopt to make to become the way of such formation, because the area that exposes from a side's of semiconductor chip 2 limit 2A one side semiconductor chip 3 increases, so the operation property improvement when filament 8 being connected to the side's that is configured in semiconductor chip 3 long limit 3A one side.
Secondly, to the lead frame that in the manufacturing process of semiconductor device 1, uses, describe with Fig. 7 (model utility plane graph).In addition, though actual lead frame become to can making a plurality of structures that connect together of a plurality of semiconductor devices, for be easy to the aid of pictures for the purpose of, Fig. 7 shows a lead frame zone can making a semiconductor device.
As shown in Figure 7, lead frame LF becomes the formation of supporting lead-in wire 6 and a plurality of lead-in wire 7 for disposing in the zone of being stipulated by framework 11.A plurality of lead-in wires 7 are arranged along four limit parts of framework 11.Support lead-in wire 6 to constitute, support integratedly with framework 11 by being configured in the unsettled lead portion 6A between the lead-in wire group who constitutes by a plurality of lead-in wires 7 and being configured in central space that the head portion with the interior section 7A of lead-in wire 7 the fences up lead-in wire on partly.
In a plurality of lead-in wires 7 each all constitutes by being sealed to interior section 7A in the resin sealing body 9 and the exterior section 7B that exposes in the outside of resin sealing body 9, links each other by connecting rod 10.
Lead frame LF can adopt the dull and stereotyped sheet material that the alloy by alloy that for example iron (Fe)-nickel (Ni) is or copper (Cu) or copper system is constituted to carry out the part that etching processing or punch process form the figure of stipulating and form.
Secondly, the manufacture method of semiconductor device 1 is described to Figure 10 with Fig. 8.Fig. 8 is the key diagram that is used for illustrating the manufacture method of semiconductor device, Fig. 9 is the plane graph of model utility that has formed the lead frame of resin sealing body in the manufacturing of semiconductor device of embodiment 1, and Figure 10 is the plane graph of model utility of lead frame that has formed 5 structures that connect together of seal in the manufacturing of the semiconductor device of embodiment 1.
At first, shown in Fig. 8 (a), semiconductor chip 3 is attached on the heating station 21, limit mounting lead frame LF from it, heating tool 22 limits in limit push, and with bonding agent 5 circuit that the back side of the framework of semiconductor chip lead portion (busbar) 6B bonds to semiconductor chip 3 are formed on the face 3X.
Secondly, shown in Fig. 8 (b), form the top adhesive-applying (for example, paste) 5 of face 3X, semiconductor chip 2 is bonded to its top to the circuit of semiconductor chip 3.
Secondly, shown in Fig. 8 (C), upper surface with framework pushing member 23 pushing lead frame LF is fixed, heating heating station 21 makes semiconductor chip 2,3 heating, with filament (for example spun gold) 8 interior section 7A, semiconductor chip support part (busbar) 6B of lead-in wire 7, each electrode pad 4 of semiconductor chip 2,3 is electrically connected.
Next seals formation resin sealing body 9 to the interior section 7A of semiconductor chip 2 and 3, the interior section (interior section of unsettled lead portion 6A and quadrangle form are supported lead portion 6B) of supporting lead-in wire 6, lead-in wire 7 and filament 8 etc. with resin.The formation of resin sealing body 9 is carried out with progressive die casting.So, just can form the semiconductor device 1 of present embodiment 1 in framework 11 tops of as shown in Figure 9 LF.In addition, when the manufacturing of reality, lead frame LF as shown in figure 10, becomes and is a plurality of structures that connect together (for example 5 structures that connect together).
Secondly, cut-out is attached to the connecting rod 10 on the lead-in wire 7, then, 7 each the exterior section 7B of going between is implemented electroplating processes, then, cut off lead-in wire 7 from the framework 11 of lead frame LF, then, as the surface-adhered type shape each exterior section 7B of lead-in wire 7 is formed for example gull wing, then, employing is cut off the way of supporting lead-in wire 6 from the framework 11 of lead frame LF, has just finished Fig. 1 substantially to semiconductor device 1 shown in Figure 5.
The semiconductor device 1 of such formation shown in Fig. 9 (key component profile), as the component parts of the electronic installation that constitutes a Circuits System, can assemble a plurality of on assembling substrate 30.Each semiconductor device 1, the exterior section 7B of its lead-in wire 7 all are electrically connected with the wiring 31 of assembling substrate 30 and are assembled on the assembling substrate 30.
In addition, the exterior section 7B of lead-in wire 7, when coming out, because the distance till the assembling substrate of exterior section 7B is elongated, so can absorb thermal stress when relaxing and living stress with exterior section 7B by assembling than 1/2 horizontal plane of the thickness of resin sealing body 9 is also up side-prominent.
As mentioned above, if adopt present embodiment, then can obtain following effect.
(1) owing to forming face 2X, the circuit from semiconductor chip 2 to the circuit formation face 3X of semiconductor chip 3, do not have joint, form the distance of face so can dwindle, can realize the slimming of semiconductor device 1 to the circuit formation face of semiconductor chip 3 from the circuit of semiconductor chip 2.
(2) support lead-in wire 6,,, do not have influence the thickness of resin sealing body by 6 generations of supporting to go between so the height of the thickness of supporting lead-in wire 6 and the loop line of filament 8 offsets because the circuit of the semiconductor chip that has been adhesively fixed forms on the face 3X.The result makes the thickness of resin sealing body 9 form thinly, can realize the slimming of semiconductor device 1.
(3) owing to can make the thickness of resin sealing body 9 form thinly and need not make the thickness of semiconductor chip (2,3) form thinly, so may be provided in the high thin semiconductor device of product rate 1.
(4) owing to making the thickness of resin sealing body 9 form thinly, so can constitute with the TQFP type.
(5) use semiconductor storages as semiconductor chip 2,3, adopt to make this both carry out the way of lamination, can reduce to assemble area and do not change memory capacity.
(6) support that the not only fixing semiconductor chip of supporting of lead-in wire 6 can also be as the public lead-in wire of power supply lead wire or reference potential D lead-in wire (GND lead-in wire).
(7) because the position that is adhesively fixed of support lead-in wire 6 is in the same plane with the height of lead-in wire 7, so can improve the operation of assembling procedure.
(8) semiconductor chip 2, each side in 3, all to make the limit 2A of the side within 2 limits toward each other of semiconductor chip 2 be positioned at long limit 3A one side of the side within 2 long limits toward each other of semiconductor chip 3, make long limit 3B one side that the limit 2B of the opposing party within 2 limits toward each other of semiconductor chip 2 is positioned at the opposing party within 2 long limits toward each other of semiconductor chip 3 like that, make the back side of semiconductor chip 2 and the circuit of semiconductor chip 3 form face toward each other, and, the distance L 1 till from the side of a side's of semiconductor chip 2 limit 2A one side to a side's of semiconductor chip 3 long limit 3A than the also wide position like that separately of distance L 2 till from the side of the opposing party's of semiconductor chip 2 limit 2B one side to the opposing party's of semiconductor chip 3 long limit 3B all mistake carry out lamination under the state that comes.In other words, each side in the semiconductor chip 2,3 carries out lamination under the next state that staggers from the center respectively on distance L 1 becomes than the also wide direction of distance L 2.
Adopt the way of making to become such formation, because the area that exposes from a side's of semiconductor chip 2 limit 2A one side semiconductor chip 3 increases, so the operation property improvement on the electrode pad 4 of long limit 3A one side that filament 8 is connected to a side who is configured in semiconductor chip 3 time.
(embodiment 2)
Figure 12 be as removing of embodiments of the invention 2 the model utility plane graph of state on semiconductor device top.
The semiconductor device 1A of present embodiment 2, as shown in figure 12, be that the semiconductor chip that does not dispose the foregoing description 1 is supported part 6B, and the separate configuration in generation become reference potential (Vss) 6B1 and these 2 kinds of semiconductor chips of power supply potential (Vcc) 6B2 to support the device of lead portion.
Employing resembles the way that constitutes in this wise, just can use the public lead-in wire of reference potential (Vss) 6B1 and power supply potential (Vcc) 6B2 simultaneously.
(embodiment 3)
Figure 13 be as removing of embodiments of the invention 3 the model utility plane graph of state on semiconductor device top, Figure 14 is the model utility profile along the D-D line of Figure 13, Figure 15 is the model utility profile along the E-E line of Figure 13.
As Figure 13, Figure 14 and shown in Figure 15, the semiconductor device 1B of present embodiment 3 is with substantially the same, the following formation difference of formation of the said embodiment 1,2 in top.
In other words, when making semiconductor chip 2 be laminated to the top of semiconductor chip 3, the forming between the face (back side) of the opposite side of face (2X, 3X) with circuit and be adhesively fixed separately of semiconductor chip 2,3 supports 6 in lead-in wire to be adhesively fixed on the back side of semiconductor chip 3 with bonding agent 5.
The manufacture method of the semiconductor device 1B of Gou Chenging like this, in the technology of the manufacture method of embodiment 1, be adhesively fixed making under the state toward each other of the back side separately of semiconductor chip 2, semiconductor chip 3, after in the back side of semiconductor chip 3 is adhesively fixed with bonding agent 5 semiconductor chip support lead-in wire 6B1,6B2 each, carry out the filament bonding.
The filament bond sequence is electrically connected the electrode pad 4 of semiconductor chip 2 and the interior section 7A of lead-in wire 7 with filament 8, then, keeps the constant back Contact Heating platform that reverses of this state, and the electrode pad 4 of semiconductor chip 3 and lead-in wire 7 are electrically connected.
Employing resembles in this wise the way that constitutes, and can obtain the effect same with the said embodiment in top 1,2.
(embodiment 4)
Figure 16 be as removing of embodiments of the invention 4 the model utility plane graph of state on semiconductor device top, Figure 17 is the model utility profile along the F-F line of Figure 16, Figure 18 is the model utility profile along the G-G line of Figure 16.
As Figure 16, Figure 17 and shown in Figure 180, the semiconductor device 40 of present embodiment 4 is with substantially the same, the following formation difference of formation of the said embodiment 1,2 in top.In Figure 16, the 41st, in the manufacture method of semiconductor device 40, when the finishing of semiconductor device 40, cut off the encapsulation support lead-in wire of encapsulation at last from lead frame.
That is, the interior section 7A of the lead-in wire 7 of semiconductor chip 2 forms face 3X top at the circuit of semiconductor chip 3, supports that with the semiconductor chip of supporting lead-in wire 6 lead portion 6B1,6B2 are same, is adhesively fixed with bonding agent (film or overlay) 5.
Employing resembles the way that constitutes in this wise, just can shorten the thread-length of the bonding filament that couples together between the interior section 7A of the lead-in wire 7 of minor face one side that is configured in semiconductor chip 3 and the semiconductor chip 2.In addition,, can also prevent when carrying out die casting the generation of ' short circuit between filament ' or ' short circuit between filament and the semiconductor chip ' that the filament that causes because of sealing resin (resin) tilts to be caused by means of this.
In addition, adopt the way of the interior section 7A support semiconductor chip 3 of the lead-in wire 7 of using minor face one side that is configured in semiconductor chip 3, semiconductor chip 3 is owing to can support with the interior section 7A of lead-in wire 7 that above-mentioned semiconductor chip is supported lead portion 6B1,6B2 and is configured in minor face one side of semiconductor chip 3, so can reduce the current potential of the inclination of semiconductor chip 2,3 significantly.The inclination of the semiconductor chip in the time of particularly can positively preventing die casting.
(embodiment 5)
Figure 19 be as removing of embodiments of the invention 5 the model utility plane graph of state on semiconductor device top, Figure 20 is the model utility profile along the H-H line of Figure 19, Figure 21 is the model utility profile along the I-I line of Figure 19.
As Figure 19 to shown in Figure 21, the semiconductor device 50 of present embodiment 5, substantially the same with the formation of the said embodiment 4 in top, following formation difference.
That is, use the support lead-in wire 51 of the shape of the support lead-in wire 6 that has changed the said embodiment 4 in top.This supports the semiconductor chip of lead-in wire 51 to support lead portion (busbar) 51B, is adhesively fixed on separately circuit formation face 2X, the 3X of semiconductor chip 2,3 with bonding agent 5.
Above-mentioned support lead-in wire 51 supports lead portion (busbar) 51B to constitute by unsettled lead portion 51A and semiconductor chip, and both constitute integratedly with same material.
Employing resembles the way that constitutes in this wise, just can make the semiconductor chip 2 and the support of the bonding and semiconductor chip 2,3 of semiconductor chip 3 become more firm.
Secondly, the manufacture method of the semiconductor device 50 of present embodiment 5 is described with Figure 22 (profile of model utility).
At first, shown in Figure 22 (a), semiconductor chip 2 is attached on the heating station 21, limit mounting lead frame LF from it, heating tool 22 limits in limit push, and with bonding agent 5 circuit that the back side of the framework of semiconductor chip lead portion (busbar) 51B bonds to semiconductor chip 2 are formed on the face 2X.
Secondly, shown in Figure 22 (b), semiconductor chip 3 mountings to heating station 25, are formed the top adhesive-applying (for example, paste) 5 of face 3X to the circuit of semiconductor chip 3, semiconductor chip is bonded to its top.
Secondly, shown in Figure 22 (C), upper surface with framework pushing member 23 pushing lead frame LF is fixed, heating heating station 25 makes semiconductor chip 2,3 heating, with filament (for example spun gold) 8 make respectively lead-in wire 7 interior section 7A, semiconductor chip support partly (busbar) 51B, each electrode pad 4 of semiconductor chip 2,3 is electrically connected.
Next seals formation resin sealing body 9 to the interior section 7A of semiconductor chip 2 and 3, the interior section (interior section of unsettled lead portion 51A and quadrangle form are supported lead portion 51B) of supporting lead-in wire 51, lead-in wire 7 and filament 8 etc. with resin.The formation of resin sealing body 9 is carried out with progressive die casting.So, just can on the framework 11 of as shown in Figure 9 LF, form the semiconductor device 50 of present embodiment 5.
Secondly, cut-out is attached to the connecting rod 10 on the lead-in wire 7, then, 7 each the exterior section 7B of going between is implemented electroplating processes, then, cut off lead-in wire 7 from the framework 11 of lead frame LF, then, as the surface-adhered type shape exterior section 7B of lead-in wire 7 is formed for example gull wing, then, employing is cut off the way of supporting lead-in wire 6 from the framework 11 of lead frame LF, has just finished Figure 19 substantially to semiconductor device 50 shown in Figure 21.
(embodiment 6)
Figure 23 be as removing of embodiments of the invention 6 the model utility plane graph of state on semiconductor device top, Figure 24 is the model utility profile along the J-J line of Figure 23, Figure 25 is the model utility profile along the K-K line of Figure 23.
As Figure 23 and shown in Figure 25, the semiconductor device 60 of present embodiment 6, substantially the same with the formation of the said embodiment 3 in top, following formation difference.
That is, when semiconductor chip 2 was laminated to the top of semiconductor chip 3, the face (back side) that forms the opposite side of face with the circuit separately of semiconductor chip 2,3 was adhesively fixed with bonding agent 5 to each other.The laminated body of this semiconductor chip 2,3 is supported with the semiconductor chip support lead-in wire 61 of the shape that has changed semiconductor chip support lead-in wire 6.That is, support the semiconductor chip of lead-in wire 61 to support lead portion (busbar) 61B, form on the face (back side) of an opposite side of circuit formation face 3X of face 2X and semiconductor chip 3 with the be adhesively fixed circuit of semiconductor chip 2 of bonding agent 5.
Above-mentioned support lead-in wire 61 supports lead portion (busbar) 61B to constitute by unsettled lead portion 61A and semiconductor chip, and both constitute integratedly with same material.
Employing resembles the way that constitutes in this wise, just can make the semiconductor chip 2 and the support of the bonding and semiconductor chip 2,3 of semiconductor chip 3 become more firm.
In addition, in present embodiment 6, though form the face (back side) of face 2X, a side that 3X is opposite is adhesively fixed to each other with 5 of the bonding agents and the circuit separately of semiconductor chip 2,3, but also can this back side be contacted to each other, fix with semiconductor chip support lead-in wire 61 without bonding agent 5.
Secondly, the manufacture method of the semiconductor device 60 of present embodiment 6 is described with Figure 26 (model utility profile).The (a) and (b) of Figure 26, (c) are the model utility profiles along the K-K line of Figure 23, (d) are the model utility profiles along 23 J-J line.
At first, shown in Figure 26 (a), semiconductor chip 2 is attached on the heating station 26, semiconductor chip lead portion (busbar) 61B of the semiconductor chip support of limit mounting lead frame LF lead-in wire 61 from it, heating tool 22 limits in limit push, and with bonding agent 5 circuit that the back side of the framework of semiconductor chip lead portion (busbar) 61B bonds to semiconductor chip 2 are formed on the face 2X.
Secondly, shown in Figure 26 (b), semiconductor chip 3 is attached on the heating station 27, form to the circuit of semiconductor chip 3 face 3X an opposite side face (back side) top adhesive-applying (for example, paste) 5, to its top, the semiconductor chip of mounting lead frame LF is supported the interior section 7A of lead portion (busbar) 61B and lead-in wire 7, is adhesively fixed with instrument 22 with pushing face (back side) mounting of a side opposite with the circuit formation face 2X of semiconductor chip 2.
Secondly, shown in Figure 26 (C), with the upper surface ground of framework pushing member 23 pushing lead frame LF fixedly semiconductor chip support lead portion (busbar) 61B and 7 the interior section 7A of going between, heating heating station 27 makes semiconductor chip 2,3 heating, with filament (for example spun gold) 8 interior section 7A, semiconductor chip support part (busbar) 61B of lead-in wire 7, the electrode pad 4 of semiconductor chip 3 is electrically connected.
Secondly, shown in Figure 26 (d), after above-mentioned operation finishes, semiconductor chip 2,3 is reversed so that semiconductor chip 3 is become to after the top, with the fixing laminated body of semiconductor chip 2,3 of lead frame pressing plate 23, heating heating station 28 makes semiconductor chip 2,3 heating, with filament (for example spun gold) 8 interior section 7A, semiconductor chip support part (busbar) 61B, semiconductor chip 3 electrode pads 4 of lead-in wire 7 is electrically connected.
In this operation,, be provided with dark pit 28A in the both sides of heating station 28 in order to prevent contacting between semiconductor chip 3 and the filament 8.
Secondly, the interior section 7A of the interior section (unsettled lead portion 61A and semiconductor chip are supported lead portion 61B) of semiconductor chip 2 and 3, semiconductor chip support lead-in wire 61, lead-in wire 7 and filament 8 etc. are sealed, form resin sealing body 9 with resin.The formation of resin sealing body 9 is carried out with progressive die casting.So, just can on lead frame LF as shown in Figure 9, form the semiconductor device 60 of present embodiment.
(embodiment 7)
Figure 27 be as removing of embodiments of the invention 7 plane graph of model utility of state on semiconductor device top, Figure 28 is the profile along the model utility of the L-L line of Figure 23, Figure 29 is the model utility profile along the M-M line of Figure 23.
As Figure 27 to shown in Figure 29, the semiconductor device 70 of present embodiment 7, substantially the same with the formation of the said embodiment 5 in top, following formation difference.
In other words, semiconductor chip 2 is arrived semiconductor chip 3 tops by mounting, and, form the face (back side) of the opposite side of face 2X and the circuit formation face 3X of semiconductor chip 3 with the circuit of semiconductor chip 2, the centre exists resin-sealing material and fixes (the resin 9A of resin sealing body 9), semiconductor chip support lead-in wire 71, the circuit separately that is adhesively secured to semiconductor chip 2,3 forms face 2X, 3X top.Semiconductor chip support lead-in wire 71 supports lead portion (busbar) 71B to constitute by unsettled lead portion 71A and semiconductor chip, and both constitute integratedly with same material.
Employing resembles the way that constitutes in this wise, owing on the forward surface of semiconductor chip 2 and semiconductor chip 3, do not use bonding agent, but existing resin-sealing material ground, the centre forms laminated body, so the crackle that heat can prevent semiconductor device because of Reflow Soldering time the and the thermal expansion that heat produced when moving produce.
Secondly, the manufacture method of the semiconductor device 70 of present embodiment 7 is described with Figure 30 (model utility profile).
At first, shown in Figure 30 (a), semiconductor chip 2 is attached on the heating station 24, limit mounting lead frame LF from it, heating tool 22 limits in limit push, and with bonding agent 5 circuit that the back side of the framework of semiconductor chip lead portion (busbar) 71B of semiconductor chip support lead-in wire 71 bonds to semiconductor chip 2 are formed on the face 2X.
Secondly, shown in Figure 30 (b), semiconductor chip 3 is attached on the heating station 25, form top adhesive-applying 5 and the paste of face 3X to the circuit of semiconductor chip 3, limit mounting lead frame LF from it, heating tool 22 limits in limit push, make face (back side) 2Y of a side opposite and the circuit of semiconductor chip 3 form face 3X in opposite directions with the circuit formation face 2X of semiconductor chip 2, with semiconductor chip support lead-in wire 71, both fixing supports are formed on the laminated body that exists gap 9B between the two for making, simultaneously, there is bonding agent 5 that the be adhesively fixed circuit of semiconductor chip 3 of the lead-in wire bonding portion of the interior section 7A of lead-in wire 7 is formed face 3X top.
Secondly, shown in Figure 30 (C), upper surface ground with framework pushing member 23 pushing lead frame LF is fixed, heating heating station 25, the interior section 7A of anchor leg 7 makes each electrode pad 4 separately of semiconductor chip 2,3 and 7 the interior section 7A of going between is electrically connected by filament (for example spun gold) 8.
Secondly, with resin semiconductor chip 2,3 and filament 8 and 7 the interior section 7A of going between are sealed and form resin sealing body 9.Resin-sealed body and function progressive die casting carries out.So, just can on such lead frame LF shown in Figure 9, form the semiconductor device 70 of present embodiment.
(embodiment 8)
Figure 31 be as removing of embodiments of the invention 8 the model utility plane graph of state on semiconductor device top, Figure 32 is the model utility profile along the N-N line of Figure 31, Figure 33 is the model utility profile along the P-P line of Figure 31.
As Figure 31 to shown in Figure 33, the semiconductor device 80 of present embodiment 8, substantially the same with the formation of the said embodiment 6 in top, following formation difference.
In other words, when semiconductor chip 3 top laminated semiconductor chips 2, make form face 2X, a 3X opposite side separately with the circuit of semiconductor chip 2,3 face (back side) 2Y, 3Y in opposite directions, make to exist in the middle of the between to form laminated body with gap and use semiconductor chip support lead-in wire 81 like that.With bonding agent 5, the semiconductor chip of this semiconductor chip support lead-in wire 81 is supported lead portion (busbar) 61B, on face (back side) 3Y of the opposite side of the circuit formation face 3X of the circuit formation face 2X of the semiconductor chip 2 that is adhesively fixed and semiconductor chip 3.
Semiconductor chip is supported lead portion 61, supports lead portion (busbar) 61B to constitute by unsettled lead portion 61A and semiconductor chip, and both constitute integratedly with same material.
Employing resembles the way that constitutes in this wise, owing on the forward surface of semiconductor chip 2 and semiconductor chip 3, do not use bonding agent, but existing resin-sealing material ground, the centre forms laminated body, so the crackle that heat can prevent semiconductor device because of Reflow Soldering time the and the thermal expansion that heat produced when moving produce.
Secondly, the manufacture method of the semiconductor device 80 of present embodiment 8 is described with Figure 34.
At first, shown in Figure 34 (a), semiconductor chip 2 is attached on the heating station 26, limit mounting lead frame LF from it, heating tool 22 limits in limit push, and with bonding agent 5 circuit that the back side of the framework of semiconductor chip lead portion (busbar) 81B of semiconductor chip support lead-in wire 81 bonds to semiconductor chip 2 are formed on the face 2X.
Secondly, shown in Figure 34 (b), semiconductor chip 3 be attached to heating station 27 be not on other heating station 27 of one, to forming the top adhesive-applying 5 (for example paste) of face (back side) 3Y of the opposite side of face 3X with the circuit of semiconductor chip 3, limit mounting lead frame LF from it, heating tool 22 limits in limit push, be adhesively fixed both and with semiconductor chip support lead-in wire 81 support for make be formed on the circuit of semiconductor chip 2 form the opposite side of face 2X face (back side) 2Y and and the circuit of semiconductor chip 3 form the laminated body that exists gap 9B between face (back side) 3Y of the opposite side of face 3X, simultaneously, with bonding agent 5 the be adhesively fixed 3Y top, the back side of semiconductor chip 3 of the lead-in wire bonding portion of the interior section 7A of lead-in wire 7.
Secondly, shown in Figure 34 (C), upper surface ground with framework pushing member 23 pushing lead frame LF is fixed, heating heating station 27, make semiconductor chip 2,3 heating, interior section 7A, semiconductor chip support part (busbar) 51B of lead-in wire 7, the electrode pad 4 of semiconductor chip 2 are electrically connected with filament (for example spun gold) 8.
Secondly, shown in Figure 34 (d), after the operation of above-mentioned Figure 34 (c) finishes, semiconductor chip 2,3 is reversed so that semiconductor chip 3 is become to after the top, with lead frame pressing plate 23 back side of lead frame LF is fixed on the heating station 28, heating heating station 28 makes semiconductor chip 2,3 heating, with filament (for example spun gold) 8 interior section 7A, semiconductor chip support part (busbar) 51B of lead-in wire 7, the electrode pad 4 of semiconductor chip 3 is electrically connected.
In this operation,, be provided with dark pit 28A in the both sides of heating station 28 in order to prevent contacting between semiconductor chip 3 and the filament 8.
Secondly, the interior section 7A of the interior section (unsettled lead portion 81A and semiconductor chip are supported lead portion 81B) of semiconductor chip 2 and 3, semiconductor chip support lead-in wire 81, lead-in wire 7 and filament 8 etc. are sealed, form resin sealing body 9 with resin.The formation of resin sealing body 9 is carried out with progressive die casting.So, just can on such lead frame LF shown in Figure 9, form the semiconductor device 80 of present embodiment 8.
(embodiment 9)
Figure 35 be as removing of embodiments of the invention 9 the model utility plane graph of state on semiconductor device top, Figure 36 is the model utility profile along the Q-Q line of Figure 35, Figure 37 is the model utility profile along the R-R line of Figure 35, Figure 38 is the model utility profile along the S-S line of Figure 35, the model utility plane graph of Figure 39 shows the part of Figure 35, the model utility plane graph of Figure 40 shows the part of Figure 35, and Figure 41 is to the model utility plane graph after the part expansion of Figure 36.
Arrive shown in Figure 38 as Figure 35, the formation of the semiconductor device 100 of present embodiment is, make each semiconductor chip (the 1st semiconductor chip) 110, each semiconductor chip (the 2nd semiconductor chip) 112 carry out lamination up and down, with a resin sealing body 117 these semiconductor chips 110 and 112 of sealing.
In the semiconductor chip 110,112 each forms with different planar dimension (overall dimension), and the flat shape of each all forms with rectangular shape.Semiconductor chip 110 for example, can be used 7.21[mm] * 7.21[mm] square form, semiconductor chip 112 for example can use 11.59[mm] * 8.38[mm] rectangle formation.
The formation of each in the semiconductor chip 110,112 all is; for example; with the Semiconductor substrate that constitutes by monocrystalline silicon, form the face top, the multiple wiring layer of each layer in multistage lapped insulation layer, the wiring layer, this multiple wiring layer surface protection film (final protective film) that forms like that is covered is main body at the circuit of this Semiconductor substrate.As memory circuit, the EEPROM of 256 megabits that for example are referred to as flash memory (ElectricallyErasable Programmable Read Only Memory, Electrically Erasable Read Only Memory) circuit is built in the semiconductor chip 112.In semiconductor chip 110, be built-in with the control circuit of the memory circuit of for example controlling semiconductor chip 112.
Form on the face 110X as an interarea (the 1st interarea) toward each other of semiconductor chip 110 and the circuit of an interarea within another interarea (the 2nd interarea) at this, be formed with a plurality of electrode pads (bonding welding pad) 111.In these a plurality of electrode pads 111 each all forms on the wiring layer of the superiors within the multiple wiring layer of semiconductor chip 110.The wiring layer of the superiors is used in the surface protection film that forms on its upper strata and is covered, and formation makes the bonding opening that expose on the surface of electrode pad 111 on this surface protection film.
Form on the face 112X as an interarea (the 1st interarea) toward each other of semiconductor chip 112 and the circuit of an interarea within another interarea (the 2nd interarea) at this, be formed with a plurality of electrode pads (bonding welding pad) 113.In these a plurality of electrode pads 113 each all forms on the wiring layer of the superiors within the multiple wiring layer of semiconductor chip 112.The wiring layer of the superiors is used in the surface protection film that forms on its upper strata and is covered, and formation makes the bonding opening that expose on the surface of electrode pad 113 on this surface protection film.
A plurality of electrode pads 111 are divided into 4 electrode pad groups.The electrode pad 111 of each of the 1st electrode pad group, as shown in figure 39, limit 110A one side of the side within 2 limits toward each other of semiconductor chip 110 is along this side's limit 110A arrangement.The electrode pad 111 of each of the 2nd electrode pad group, limit 110B one side of the opposing party within 2 limits toward each other of semiconductor chip 110 is along this side's limit 110B arrangement.The electrode pad 111 of each of the 3rd electrode pad group, limit 110C one side of the side within 2 other limits toward each other of semiconductor chip 110 (with limit 110A and the crossing limit of limit 110B) is along this side's limit 110C arrangement.The electrode pad 111 of each of the 4th electrode pad group, limit 110D one side of the side within 2 other limits toward each other of semiconductor chip 110 is along this side's limit 110D arrangement.
A plurality of electrode pads 113 are divided into 2 electrode pad groups.The electrode pad 113 of each of the 1st electrode pad group, long limit 112A one side of the side within 2 long limits toward each other of semiconductor chip 112 is along this side's long limit 112A arrangement.The electrode pad 113 of each of the 2nd electrode pad group, long limit 112B one side of the opposing party within 2 long limits toward each other of semiconductor chip 112 is along this side's long limit 112B arrangement.
To shown in Figure 38, semiconductor chip 110 is configured in and this face top as the back side 110Y semiconductor chip 112 in opposite directions of another interarea (the 2nd interarea) of semiconductor chip 110 as Figure 35.In the present embodiment, semiconductor chip 110, the circuit that is configured in the back side 110Y semiconductor chip 112 in opposite directions of semiconductor chip 110 forms face 112X top.
Can form the flat shape of resin sealing body 117 with rectangular shape.In the present embodiment, the flat shape of resin sealing body is with 20[mm for example] * 14[mm] rectangle form.Resin sealing body 117, said embodiment is the same with the top, forms with being suitable for mass-produced progressive die casting.
In the outside of semiconductor chip 110 side, dispose a plurality of lead-in wires 101 of arranging along 2 the long limits toward each other and the minor face of resin sealing body 117.The formation of each in a plurality of lead-in wires 101 is all crossed over the interior other places of resin sealing body 117 and is extended, and has the interior section 101A and the exterior section 101B that is positioned at the outside of resin sealing body 117 of the inside that is positioned at resin sealing body 117.The exterior section of each in a plurality of lead-in wires 101 all is bent moulding and is this for example gull wing type lead format as the surface-adhered type lead format.
Within a plurality of lead-in wires 101, lead-in wire 102, as Figure 35, Figure 36 and shown in Figure 38, interior section is electrically connected on the electrode pad 111 of semiconductor chip 110 by the filament 116 of conductivity.This lead-in wire 101, (outside of 110A～110D) is respectively arranged with a plurality of on each limit of semiconductor chip 110.
Within a plurality of lead-in wires 101, lead-in wire 103, as Figure 35 and shown in Figure 37, interior section is electrically connected on the electrode pad 113 of semiconductor chip 112 by the filament 116 of conductivity.This lead-in wire 102 is respectively arranged with a plurality of in the outside on 2 long limits of semiconductor chip 112 (112A, 112B).
Within a plurality of lead-in wires 101, lead-in wire 104, as Figure 35 and shown in Figure 39, interior section forms as a whole with lead-in wire 105.Lead-in wire 104 respectively is provided with one in the outside of the limit of semiconductor chip 110 110A and 110D, has 2 in the arranged outside of the limit of semiconductor chip 110 110B.Lead-in wire 105 is configured between the top and semiconductor chip 110 of lead-in wire 102,103 interior section separately, the outside of semiconductor chip 110 is fenced up extend like that.In the present embodiment, the part 1 in lead-in wire 5 the outside that constitutes long limit 112A with side who is positioned at semiconductor chip 112, be positioned at semiconductor chip 112 the opposing party long limit 112B the outside part 2, in the outside of the limit of semiconductor chip 110 110C the 3rd part of semiconductor chip 112 tops extension and in the outside of the limit of semiconductor chip 110 110D in the 4th part of semiconductor chip 112 tops extension.
The interior section of lead-in wire 104 and lead-in wire 105, filament 116 by conductivity is electrically connected on the power supply usefulness electrode pad (fixed potential electrode pad) within a plurality of electrode pads 111 that form on the circuit formation face 110X of semiconductor chip 110, and also the filament 116 by conductivity is electrically connected on the power supply usefulness electrode pad (fixed potential electrode pad) within a plurality of electrode pads 113 that form on the circuit formation face 112X of semiconductor chip 112.In other words, lead-in wire 104 and 105 can be as power supply lead-in wire (fixed potential lead-in wire).In the present embodiment, lead-in wire 104 interior section and lead-in wire 105 have been electrically connected to power supply and have been fixed in the reference potential of reference potential (for example 0[V]) with on the electrode pad with current potential within the electrode pad.
In addition, within a plurality of lead-in wires 102, most lead-in wire 102 is used as signal with lead-in wire, and 102 quilts of other lead-in wire are used as by current potential and are fixed in power supply with lead-in wire (action potential (for example 5[V])) action potential with lead-in wire, or reference potential is with lead-in wire.In addition, within a plurality of lead-in wires 103, most lead-in wire 103 is used as signal with going between, and 103 quilts of other lead-in wire are used as power supply with going between.
The be adhesively fixed circuit of semiconductor chip 112 of splicing tape 106 ground that exist insulating properties in the middle of lead-in wire 105 the branch lead portion forms on the face 112X.In other words, lead-in wire 104 and lead-in wire 105 can be made the support lead-in wire (unsettled lead-in wire) that is used for supporting semiconductor chip 112 by dual-purpose.As splicing tape 106, be not limited thereto, for example can use two interareas (toward each other an interarea and another interarea) of the base material that the resin by polyimides system constitutes to be provided with the splicing tape of 3 layers of structure of the adhesive linkage that the thermoplastic resin by polyimides system constitutes.
Within a plurality of lead-in wires 102, be configured in semiconductor chip 110 limit 110C the outside lead-in wire 102 and be configured in the lead-in wire 102 in the outside of the limit 110D of semiconductor chip 110, promptly, be configured in the lead-in wire 102 of minor face (112C, a 112D) side of semiconductor chip 112, as Figure 38 and shown in Figure 40, the part of interior section is configured in the outside of semiconductor chip 110 make that the circuit formation face 112X with semiconductor chip 112 is overlapping, and the circuit of the semiconductor chip 112 that is adhesively fixed in the middle of the head portion of interior section forms on the face 112X with existing splicing tape.In other words, be configured in semiconductor chip 110 limit 110C the outside lead-in wire 102 and be configured in the lead-in wire 102 in the outside of the limit 110D of semiconductor chip 110, can make the support lead-in wire that is used for supporting semiconductor chip 112 by dual-purpose.
As shown in figure 39, semiconductor chip 110, make limit 110A be positioned at a side's of semiconductor chip 112 long limit 112A one side, the circuit that long limit 112B one side that makes limit 110B be positioned at the opposing party of semiconductor chip 112 is configured in semiconductor chip 112 like that forms face 112X top.Be configured in the electrode pad 111 of limit 110A one side and 110B one side of semiconductor chip 110, number is lacked than the electrode pad 111 of limit 110C one side that is configured in semiconductor chip 110 and limit 110D one side.In other words, in the semiconductor chip 110,112 each, make long limit one side that the number of electrode pad is lacked than other limit within each limit of semiconductor chip 110 limit is positioned at semiconductor chip 112 like that, the circuit of the back side 110Y of semiconductor chip 110 and semiconductor chip 112 is formed under the face 112X state in opposite directions carry out lamination.Adopt the way that constitutes like this, owing to can reduce the number of lead-in wire in the outside on the long limit of semiconductor chip 112, so can suppress the maximization of the semiconductor device on the long side direction of semiconductor chip 12.
In addition, because the number of the filament 116 of long limit one side of semiconductor chip 112 also can reduce, so short circuit between the filament that the resin flow can also suppress because of the formation resin sealing body time produces.
In addition, though the semiconductor chip 112 of present embodiment becomes to arrange 2 limit array structures of electrode pad 113 2 long limit one sides, but the semiconductor chip 3 of the said embodiment 1 of di sopra is such, under the electrode pad of semiconductor chip becomes to the situation of arranging on one side, it is desirable to, within 4 limits of semiconductor chip 110, the pad that the minimum limit of the number of electrode pad 111 is positioned at semiconductor chip 112 is arranged under the state of limit one side and is made 2 semiconductor chips carry out lamination.
Go between between the electrode pad 113 of 105 crosscut semiconductor chips 112.Adopt to make to become the part of such formation, improve drawing at the outside of the outside of semiconductor chip 112 and the lead-in wire 5 that extends semiconductor chip 112 tops around the degree of freedom.
In the semiconductor chip 110,112 each is all carried out lamination under the circuit formation face 112X of back side 110Y that makes semiconductor chip 110 and semiconductor chip 12 state in opposite directions.Adopt the way of making to become such formation, owing to can offset the height of the electrode pad 113 of semiconductor chip 112 with the thickness of semiconductor chip 110 with the loop line of lead-in wire 103 filaments that are electrically connected 116, so, can form the thickness of resin sealing body 117 thinly with the back side separately that makes semiconductor chip 110,112 in opposite directions situation ratio to each other.
To shown in Figure 38, the be adhesively fixed circuit of semiconductor chip 2 of semiconductor chip 110, splicing tape 114 ground that the centre exists insulating properties forms on the face 112X as Figure 36.Be not limited to this as splicing tape 114, for example can use two interareas (toward each other an interarea and another interarea) of the base material that the resin by polyimides system constitutes to be provided with the splicing tape of 3 layers of structure of the adhesive linkage that the thermoplastic resin by polyimides system constitutes.
As Figure 35 to shown in Figure 38, with resin sealing body 117 interior section separately, the filament 116 of semiconductor chip (110,112), a plurality of lead-in wire 101 with go between and 107 etc. seal.Lead-in wire 107 respectively is provided with one in 4 corners of resin sealing body 117.Lead-in wire 107 is used for resin sealing body is supported on the framework of lead frame in the manufacturing process of semiconductor device.
The semiconductor device 100 of Gou Chenging like this, said embodiment is same with the top, can be with the manufacturing process manufacturing of using lead frame.The lead frame of present embodiment and since with said embodiment on top in the formation of the lead frame that uses be same substantially, some difference of figure that just goes between, Therefore, omited explanation in the present embodiment.
Secondly, the manufacturing of semiconductor device 100 is described to Figure 48 with Figure 42.Figure 42 shows the 1st semiconductor wafer that uses in the manufacturing as the semiconductor device of embodiment 9 summary constitutes that ((a) is the model utility plane graph, (b) be the model utility profile), Figure 43 shows the 2nd semiconductor wafer that uses in the manufacturing as the semiconductor device of embodiment 9 summary constitutes that ((a) is the model utility plane graph, (b) be the model utility profile), Figure 44 is the model utility profile that is used for illustrating the manufacturing of semiconductor device to Figure 48.
At first, as semiconductor wafer, prepare by for example 720[micron] monocrystalline silicon of left and right thickness the 1st semiconductor wafer (Semiconductor substrate) 120 and the 2nd semiconductor wafer (Semiconductor substrate) 120 that constitute.
Secondly; in the 1st semiconductor wafer 120; circuit at the 1st semiconductor wafer 120 forms on the face 120X; form semiconductor device, insulating barrier, wiring layer, electrode pad (111), surface protection film, bonding opening etc., ranks shape ground forms a plurality of chips that constitute same memory circuit in fact and forms zone 121.In the 2nd semiconductor wafer 130; circuit at the 2nd semiconductor wafer 130 forms on the face 130X; form semiconductor device, insulating barrier, wiring layer, electrode pad (113), surface protection film, bonding opening etc., ranks shape ground forms a plurality of chips that constitute same memory circuit in fact and forms zone 131.A plurality of chips form each in the zone 121, all by arranging under break area (cutting off the zone) 122 states that are isolated from each other that are used for cutting off the 1st semiconductor wafer 120.A plurality of chips form zone 131, arrange under the state that is isolated from each other by the break area 132 that is used for cutting off the 2nd semiconductor wafer 130.Operation so far is shown in Figure 42 and Figure 43.
Secondly, in the 1st semiconductor wafer 120, shown in Figure 44 (a), grind the circuit formation face 120X back side 120Y in opposite directions that cuts with the 1st semiconductor wafer 120 and make the thickness attenuation.In the 2nd semiconductor wafer 130, grind the circuit formation face 130X back side 130Y in opposite directions that cuts with the 2nd semiconductor wafer 130 and make the thickness attenuation.In the present embodiment, the thickness of semiconductor wafer for example grinds and cuts 0.24[mm] about till.
Secondly, shown in Figure 44 (b), splicing tape 114 is pasted on the back side 120Y of the 1st semiconductor wafer 120.The stickup of splicing tape 114, be not limited to this, can adopt such way to carry out: at first, the 1st semiconductor wafer 120 is mounted than on the also big splicing tape 114 of the planar dimension of the 1st semiconductor wafer 120, use the bonding stickup splicing tape 114 of hot pressing then, then, cut splicing tape 114 along the profile of the 1st semiconductor wafer 120.In addition, the back side 130Y of the 2nd semiconductor wafer 130 is not carried out the stickup of splicing tape 114.
Yet the stickup of splicing tape 114 it is desirable to, and before the semiconductor chip 110 that the 1st semiconductor wafer 120 is divided into one by one, carries out in the stage of semiconductor wafer in other words.It is the reasons are as follows: if carry out after the semiconductor chip 110 that semiconductor wafer 120 is divided into one by one, handle unit and will increase to hundreds of times with the wafer state ratio, it is miscellaneous that processing will become, and the result will influence quality, price.
Secondly, in the 1st semiconductor wafer 120, shown in Figure 44 (c), semiconductor wafer 120 is mounted adhesive linkage one side of section thin plate 125, then, shown in Figure 44 (d), the break area 122 and the splicing tape 114 of semiconductor wafer 120 are cut into slices with slicing device.By means of this, form at circuit and to form control circuit and electrode pad (111) etc. on the face 110X, form splicing tape 114 is pasted semiconductor chip 110 on the 110Y of the back side.In the 2nd semiconductor wafer 130, semiconductor wafer 130 mount the section thin plate adhesive linkage one side, then, the break area 132 of semiconductor wafer 130 is cut into slices with slicing device.By means of this, form formation control circuit and electrode pad (113) etc. on the face 112 at circuit, form the semiconductor chip 112 of using the planar dimension also bigger to form than semiconductor chip 110.
In this operation, because splicing tape 114 uses soft resinousness material to form with the substrate ratio that is made of silicon, so can easily carry out the section of semiconductor wafer 120.In addition, splicing tape 114 is because can be with semiconductor wafer 120 sections, so can easily form the splicing tape consistent with the overall dimension of semiconductor chip 110 114.
Secondly, semiconductor chip 112 is adhesively fixed on the lead frame.Being adhesively fixed between lead frame and the semiconductor chip 112 can be adopted the lead-in wire 102 that is configured in minor face (112C, a 112D) side of semiconductor chip 112 way that the circuit of semiconductor chip 112 forms on the face 112X that is adhesively fixed is carried out.Being adhesively fixed between lead-in wire 102 and the semiconductor chip 112, can adopt following way to carry out: as shown in figure 45, earlier semiconductor chip 112 is navigated to heating station 141 tops, then, the centre exists splicing tape 106 ground and the head portion of the interior section of lead-in wire 102 is located and is configured to minor face one side that the circuit of semiconductor chip 112 forms face 112X, then, with the head portion of the interior section of the bonding lead-in wire 102 of already heated bonding tool 140 hot pressing.In this operation, though details is not drawn and, 105 the branch part of going between is also bonding by hot pressing, and this branch lead portion exists the circuit that splicing tape 106 ground are adhesively secured to semiconductor chip 112 in the middle of also and forms on the face 112X.
In this operation, semiconductor chip 112 102 is supported on the lead frame by going between.
Secondly, semiconductor chip 110 is adhesively fixed on the semiconductor chip 112.Being adhesively fixed between semiconductor chip 112 and the semiconductor chip 110, can adopt following way to carry out: as shown in figure 46, splicing tape 114 on the back side 110Y that is adhered to semiconductor chip 110 is formed under the face 112X state in opposite directions at the circuit with semiconductor chip 112, make semiconductor chip 110 location and be configured to semiconductor chip 112 tops, then, with the bonding semiconductor chip 110 of already heated bonding tool 142 hot pressing.
In this operation, semiconductor chip 112 102 is supported on the lead frame by going between, and semiconductor chip 110 is adhesively secured on the semiconductor chip 112.In other words, owing to semiconductor chip 110,112 all is supported on the lead frame, so can omit the joint (die pad) that is used for supporting semiconductor chip.
Yet being adhesively fixed between semiconductor chip 112 and the semiconductor chip 110 also can adopt earlier the adhesive applicating of paste to be formed face 112X to the circuit of semiconductor chip 112 to go up the formation adhesive linkage, and the way of the bonding semiconductor chip 110 of hot pressing is carried out then.But,, be easy to become heterogeneity so result from the thickness of heterogeneity adhesive linkage of coating amount because the coating of bonding agent can carry out with the multiple spot coating process usually.Under the thickness of adhesive linkage had become to inhomogenous situation, the inclination that the circuit of 110 pairs of semiconductor chips 112 of semiconductor chip forms face 112X increased.Under the situation that the inclination of semiconductor chip 110 increases, in filament bond sequence after this, being connected between the electrode pad 111 that is easy to take place semiconductor chip 110 and filament is defective.In addition, the thickness of adhesive linkage of resulting from becomes and is heterogeneity, because when the bonding semiconductor chip 112 of hot pressing, bonding agent produces the ratio that drains out around semiconductor chip 112 increase, bonding agent is easy to form the phenomenon that face 110X one side forms indentation one circle at the circuit of semiconductor chip 110, in the filament bond sequence, be easy to produce the electrode pad 111 of semiconductor chip 110 and the loose contact between filament.
In the present embodiment, with splicing tape 114 be adhesively fixed semiconductor chip 110 and semiconductor chip 112.Splicing tape 114 compares with the adhesive linkage that the coating of using bonding agent forms, and is homogeneous because thickness is become, so can suppress the inclination and the amount of draining out of semiconductor chip 110.
In addition, semiconductor chip 110 is configured to make that the limit 110A of semiconductor chip 110 is positioned at a side's of semiconductor chip 112 long limit 112A one side, and the limit 110B of semiconductor chip 110 is positioned at the opposing party's of semiconductor chip 112 long limit 112B one side.
Secondly, the filament 116 with conductivity is electrically connected the electrode pad 111 of semiconductor chip 110 and the interior section 102 of lead-in wire, electrode pad 113 and the interior section of lead-in wire 103, electrode pad separately (111,113) and the interior section of lead-in wire 104 and the electrode pad separately (111,113) of semiconductor chip 110,112 of semiconductor chip 110,112 of semiconductor chip 112 with lead-in wire 105.These as shown in figure 47, are pushing anchor legs 101 (102,103,104) with lead frame pushing member 145 with being electrically connected that filament 116 carries out, and to carrying out under heating station 143 heated state.For example use spun gold as filament 116.As the method for attachment of filament 116, for example use and the bonding ball bonding method of using ultrasonic vibration simultaneously of hot pressing.
In this operation, be configured in the lead-in wire 102 of 2 minor faces (112C, 112D) side of semiconductor chip 112, because the head portion of interior section has been configured in the circuit of semiconductor chip 112 and has formed face 112A top, can shorten the length of the filament 116 that the electrode pad 111 of the interior section of these lead-in wires 102 and semiconductor chip 112 is electrically connected.
In addition, semiconductor chip 110 is adhesively secured on the semiconductor chip 112 owing to the centre exists splicing tape 114 ground, so can suppress the inclination of semiconductor chip 110 and the amount of draining out of bonding agent.Therefore, can suppress the electrode pad 111 of semiconductor chip 110 and the bad connection between the filament 116.
In addition, semiconductor chip 110, owing under the circuit formation face 112X of the back side of semiconductor chip 110 110Y and semiconductor chip 112 state in opposite directions, be configured to semiconductor chip 112 tops, be connected operation with the electrode pad 113 that makes semiconductor chip 112 with lead-in wire 103 filaments that are electrically connected so can make the electrode pad 111 of semiconductor chip 110 be connected operation with lead-in wire 102 filaments that are electrically connected with same operation.
Secondly, as shown in figure 48, lead frame is positioned between the patrix 150A and counterdie 150B of mould 150 of progressive die casting device.At this moment, in the inside of the cavity 151 that forms by patrix 150A and counterdie 150B, the interior section of configuring semiconductor chip (110,112), lead-in wire 101 (102,103,104), lead-in wire 105, lead-in wire 106 and filament 116 etc.
Secondly, from the jar of mould 150, by runner and inflow cast gate, mobile resin-shaped resin seal is injected in pressurization in cavity 151.Using resin sealing body seals interior section, lead-in wire 105, lead-in wire 106 and the filament 116 etc. of semiconductor chip (110,112), lead-in wire 101 (102,103,104).As resin, for example use and added into that phenol is the thermosetting resin of the epoxy resin of curing agent, silicone rubber and filler.
Secondly, cut off the connecting rod that has been connected on the lead-in wire 101, then, 101 the exterior section of going between is implemented electroplating processes, cut off lead-in wire 101 from the framework of lead frame then, then, is the exterior section brake forming in the lead-in wire 101 this for example gull wing type lead format as one of surface-adhered type lead format, then, adopt the way of cutting off lead-in wire 107 from the framework of lead frame, finish Figure 35 substantially to semiconductor device 100 shown in Figure 38.
Yet; in the semiconductor chip of cutting apart with microtomy; on the peripheral part of the back side one side (with the crossing corner part of section); sometimes can be attached with the chip (Si bits) of the state that does not separate fully as yet; when the semiconductor chip of top being configured to following semiconductor chip top; will fall on the following semiconductor chip attached to the chip on the semiconductor chip backside one side peripheral part of top, usually can make sorry that both sides' semiconductor chip sustains damage because of this fallen chip.But, under the situation of present embodiment, because cutting semiconductor chip 120 and splicing tape 114 form semiconductor chip 110 under the state on the back side that splicing tape 114 is pasted semiconductor wafer 120, even if the chip of the state of separation has fully taken place on the one side peripheral part, the back side of semiconductor chip 110 not in event, chip also can be kept getting up by splicing tape 114.Therefore, can prevent that chip from falling on the semiconductor chip 112 of wanting configuring semiconductor chip 110.
Secondly, with Figure 49 CF card (Compact Flash, the compact flash) card (electronic installation) of the semiconductor device 100 that is assembled into present embodiment is described.Figure 49 is the model utility plane graph of CF card.
As shown in figure 49, the formation of CF card 160 is mainly to have circuit board 161, connector 163 and semiconductor device 100.Semiconductor device 100 has been assembled to an interarea top of circuit board.
In semiconductor device 100, the power supply of semiconductor chip 110 is electrically connected by lead-in wire 101 (104) in the inside of resin sealing body 117 each other with the power supply electrode pad of electrode pad and semiconductor chip 12.On the other hand, the signal of semiconductor chip 110 is not electrically connected in the inside of resin sealing body 117 with the signal electrode pad of electrode pad and semiconductor chip 112.Therefore, the signal of semiconductor chip 110 must be electrically connected with electrode pad with the signal of electrode pad and semiconductor chip 112.In the present embodiment, the signal that has been connected to semiconductor chip 110 is electrically connected by the wiring 162 that forms on circuit board 161 with the lead-in wire on the electrode pad 101 (103) with lead-in wire on the electrode pad 101 (102) and the signal that has been electrically connected to semiconductor chip 112.Natural is, only go between 101 (102) with being electrically connected between 101 (103) that go between, be the necessary lead-in wire that is electrically connected.
As mentioned above, adopt semiconductor device 110 is loaded into way on the circuit board 161, just can be with a semiconductor device 110 formation card systems.In addition, and compare under the situation that the semiconductor device that loads semiconductor-on-insulator chip 110 and the semiconductor device that loaded semiconductor-on-insulator chip 112 is assembled to circuit board 161, can realize the miniaturization of CF card.
In addition, adopt wiring 162 by circuit board 161, the way that the signal that is electrically connected to semiconductor chip 110 is electrically connected with electrode pad 101 (103) with lead-in wire on the electrode pad 101 (102) and the signal that has been electrically connected to semiconductor chip 112, owing to can simplify the pin configuration of semiconductor device 100, in addition, the high semiconductor device of productivity 100 can also reduce the number of filament 116, so can be provided.
As mentioned above, if adopt present embodiment, then can obtain following effect.
(1) semiconductor chip 110 is adhesively secured on the face with the back side 110Y semiconductor chip 112 in opposite directions of semiconductor chip 110.In addition, within the lead-in wire 102 on the electrode pad 111 that is electrically connected to semiconductor chip 110 by filament 116, be configured in the interior section of lead-in wire 102 of 2 minor faces (112C, 112D) side of semiconductor chip 112, on the face with the back side 110Y semiconductor chip 112 in opposite directions of semiconductor chip 110 of being adhesively fixed.
Adopt to make to become the way of such formation, in the manufacturing of semiconductor device, because each in the semiconductor chip 110,112 can support on the lead frame, so can omit the joint (busbar) that is used for supporting semiconductor chip.In addition, because the thickness of lead-in wire 102 can be with the thickness counteracting of semiconductor chip 110, so even if support semiconductor chip 112 with lead-in wire 102, also can not make the thickness thickening of resin sealing body 117.The result is, owing to forming the thickness of resin sealing body 117 thinly, so can realize the slimming of semiconductor device 100.
In addition, owing to can shorten the length of the electrode pad 111 that makes semiconductor chip 110 and 102 filaments that are electrically connected 16 that go between, so can reduce the impedance of signal propagation path.The result can realize the high speed of semiconductor device 100.
(2) semiconductor chip 110, and the circuit that is adhesively secured to the back side 110Y semiconductor chip 112 in opposite directions of semiconductor chip 110 forms on the face 112X.In addition, within the lead-in wire 102 on the electrode pad 111 that is electrically connected to semiconductor chip 110 by filament 116, be configured in the part of lead-in wire 102 of 2 minor faces (112C, 112D) side of semiconductor chip 112, the circuit that is adhesively secured to the back side 110Y semiconductor chip 112 in opposite directions of semiconductor chip 110 forms on the face 112X.
Adopt the way of making to become such formation, owing to can offset electrode pad 113 that makes semiconductor chip 112 and the loop line height that goes between 103 filaments that are electrically connected 116 with the thickness of semiconductor chip 110, so with the back side separately that makes semiconductor chip 110,112 to each other under in opposite directions the situation relatively, can form the thickness of resin sealing body thinly.The result can realize the slimming of semiconductor device 100.
In addition, in the manufacturing of semiconductor device 100, can make the electrode pad 111 of semiconductor chip 110 be connected operation with lead-in wire 102 filaments that are electrically connected with same operation and be connected operation with lead-in wire 103 filaments that are electrically connected with the electrode pad 113 that makes semiconductor chip 112.The result can improve the productivity of semiconductor device 100.
(3) semiconductor chip 110,112 in each, make long limit one side that the number of electrode pad is lacked than other limit within each limit of semiconductor chip 110 limit is positioned at semiconductor chip 112 like that, form under the face 112X state in opposite directions at the circuit of back side 110Y that makes semiconductor chip 110 and semiconductor chip 112 and carry out lamination.
Adopt to make to become the way of such formation, owing to can reduce the number of lead-in wire in the outside on the long limit of semiconductor chip 112, so can suppress the maximization of the semiconductor device on the long side direction of semiconductor chip 12.
In addition, because the number of the filament 116 of long limit one side of semiconductor chip 112 also can reduce, so in the manufacturing of semiconductor device, short circuit between the filament that the resin flow in the time of can suppressing because of the formation resin sealing body produces.The result can improve the rate of finished products of semiconductor device 100.
(4) between the electrode pad 113 of lead-in wire 105 crosscut semiconductor chips 112.Adopt to make to become the way of such formation, improve drawing at the outside of the outside of semiconductor chip 112 and the lead-in wire 5 that extends semiconductor chip 112 tops around the degree of freedom.
(5) in the manufacturing of semiconductor device 100, the centre exists splicing tape 114 ground the be adhesively fixed circuit of semiconductor chip 112 of semiconductor chip 110 is formed on the face 112X.
By means of this, splicing tape 114 compares with the adhesive linkage that the coating of using bonding agent forms, because thickness is become to be homogeneous, so can suppress the inclination and the amount of draining out of semiconductor chip 110, can to suppress the electrode pad 111 of semiconductor chip 110 and the bad connection between the filament 16.The result can improve the rate of finished products of semiconductor device 100.
(6) in the manufacturing of semiconductor device 100, to semiconductor wafer 120 with pasted splicing tape 114 on the back side 120Y of this semiconductor wafer 120 and cut into slices and form semiconductor chip 100, then, the centre exists splicing tape 114 ground the circuit that semiconductor chip 10 bonds to semiconductor chip 112 is formed on the face 112X.
By means of this, in the semiconductor chip of cutting apart with microtomy, on the peripheral part of the back side one side (with the crossing corner part of section), sometimes can produce the chip (Si bits) of the state that does not separate fully as yet, because even if such chip has taken place, also can be kept getting up, on the semiconductor chip 112 of wanting configuring semiconductor chip 110, fall so can prevent chip by splicing tape 114.The result is, owing to preventing because of chip falls the damage that takes place on both sides' semiconductor chip, so can improve the rate of finished products of semiconductor device 100.
In addition, because splicing tape 114 uses soft peucinous material to form with the substrate ratio that is made of silicon, so can easily carry out the section of semiconductor wafer 120.
In addition, splicing tape 114 is because can be with semiconductor wafer 120 sections, so can easily form the splicing tape consistent with the overall dimension of semiconductor chip 110 114.
(7) in CF card 160, adopt semiconductor device 110 is loaded into way on the circuit board 161, just can be with a semiconductor device 110 formation card systems.In addition, and compare under the situation that the semiconductor device that loads semiconductor-on-insulator chip 110 and the semiconductor device that loaded semiconductor-on-insulator chip 112 is assembled to circuit board 161, can realize the miniaturization of CF card.
(8) in CF card 160, adopt wiring 162 by circuit board 161, the way that the signal that is electrically connected to semiconductor chip 110 is electrically connected with electrode pad 101 (103) with lead-in wire on the electrode pad 101 (102) and the signal that has been electrically connected to semiconductor chip 112, owing to can simplify the pin configuration of semiconductor device 100, in addition, the high semiconductor device of productivity 100 can also reduce the number of filament 116, so can be provided.
In addition, in the present embodiment, though explanation is the example that semiconductor chip 110 is configured to the circuit formation face 112X top of semiconductor chip 112,, as shown in figure 50, also semiconductor chip 110 can be configured to the 112Y top, the back side of semiconductor chip 112.In this case, even if it is bonding that semiconductor chip 110 is carried out hot pressing, owing on the circuit formation face 112X of semiconductor chip 112, can not produce damage yet, so form under the situation on the face 112X relatively with the circuit of semiconductor chip 110 thermocompression bonded being received semiconductor chip 112, can improve the rate of finished products of semiconductor device.
In addition, in the present embodiment, though explanation is that splicing tape 114 is pasted example on the back side 110Y of semiconductor chip 110, splicing tape 114 also can paste on the circuit formation face 112X of semiconductor chip 112.In this case, owing to can not paste splicing tape 114 in advance under the state of semiconductor wafer, a slice ground forms the circuit that splicing tape 114 bonds to semiconductor chip 112 on the face 112X at every turn.
In addition, in the present embodiment, though the example of the splicing tape 114 that is to use 3 layers of structure that adhesive linkage 114B is set on the two sides of base material 114A of explanation,, also can use the splicing tape of monolayer constructions will as splicing tape.
(embodiment 10)
Figure 51 is the plane graph as the model utility of the state on the top of having removed semiconductor device of embodiments of the invention 10, and Figure 52 is the profile along the model utility of the T-T line of Figure 51.
Shown in Figure 51 and Figure 52, present embodiment is the same, following formation difference in the formation of semiconductor device 100 with the said embodiment 9 in top substantially.
In other words, in the lead-in wire 102 of the minor face that is configured in semiconductor chip 112 (112C, a 112D) side, the head portion of interior section, be configured to this face top with forming at the circuit of semiconductor chip 112 under the state that face 112X leaves the gap, the circuit of the semiconductor chip 112 that is not adhesively fixed forms on the face 112X.Therefore, the support of semiconductor chip 112 can be carried out with lead-in wire 104 and lead-in wire 105.
In the semiconductor device 100 that constitutes in this wise, also can obtain the effect same with the said embodiment in top 9.
More than, specifically understand the resulting invention of the inventor according to the foregoing description, still, the present invention is not limited to the foregoing description, and it is self-evident can carrying out all changes in the scope that does not break away from its main idea.
For example, the present invention can be applied to this SOJ (Small Outline J-leaded Package as two directions lead-in wire array structure, small-sized J lead type encapsulation) goes in the semiconductor device of formula, SOP (SmallOutline Package, little gabarit encapsulation) formula etc.
In addition, the present invention can also be applied to this QFP (Quad Flatpack Packag as 4 directions lead-in wire array structure, four limit flat packaging) go in the semiconductor device of formula, QFJ (Quad FlatpackJ-leaded Package, the flat J-lead type encapsulation in four limits) formula etc.
The possibility of industrial utilization
If the effect that is obtained by representational invention within the disclosed in this application invention is described simply, then effect is as follows.
(1) can realize making 2 semiconductor chips to carry out lamination, seal the slimming of the semiconductor device of these 2 semiconductor chips with a resin sealing body.
(2) making 2 semiconductor chips carry out lamination, seal in the semiconductor device of these 2 semiconductor chips, can tackle the outer electrode that on 2 semiconductor chips, is provided with a lead frame with a resin sealing body.
(3) can improve operation in the assembling procedure of semiconductor device.
(4) can improve the rate of finished products of above-mentioned semiconductor device.
(5) owing to do not use bonding agent but middle exist resin sealing body ground and on the forward surface of the 1st semiconductor chip and the 2nd semiconductor chip, form laminated body, so the crackle that the thermal expansion that heat produced of the heat can prevent semiconductor device because of Reflow Soldering time the when moving produces.

Claims (12)

1. semiconductor device comprises:
The 1st semiconductor chip has circuit and forms face and form the face opposing backside surface with this circuit, and a plurality of electrode pads that form on foregoing circuit formation face;
The 2nd semiconductor chip has circuit and forms face and form the face opposing backside surface with this circuit, and a plurality of electrode pads that form on foregoing circuit formation face, and has than the also big planar dimension of above-mentioned the 1st semiconductor chip;
Many the 1st signal leads, its each root all has interior section and exterior section, above-mentioned interior section is electrically connected with each electrode pad of above-mentioned the 1st semiconductor chip and the 2nd semiconductor chip respectively by the filament of conductivity, and each end points of the above-mentioned interior section of above-mentioned a plurality of the 1st signal leads all stops near the side of above-mentioned the 2nd semiconductor chip;
The fixed potential lead-in wire has interior section and exterior section; And
Resin sealing body is used for sealing the interior section and the above-mentioned filament of above-mentioned the 1st semiconductor chip, above-mentioned the 2nd semiconductor chip, the interior section of above-mentioned lead-in wire, above-mentioned support lead-in wire,
It is characterized in that: above-mentioned the 1st semiconductor chip forms on above-mentioned the 2nd semiconductor chip that is adhesively fixed under the face state respect to one another at the circuit that makes above-mentioned the 1st semiconductor chip backside and above-mentioned the 2nd semiconductor chip, and
The interior section of said fixing current potential lead-in wire is adhesively secured on the circuit formation face of above-mentioned the 2nd semiconductor chip,
Wherein, the above-mentioned interior section of said fixing current potential lead-in wire from plane graph, is formed above-mentioned the 1st semiconductor chip is surrounded.
2. semiconductor device as claimed in claim 1, it is characterized in that: also comprise a plurality of the 2nd signal leads, each of above-mentioned the 2nd signal lead all has interior section and exterior section, the part of above-mentioned interior section is arranged on the circuit formation face of above-mentioned the 2nd semiconductor chip and stops near the side of above-mentioned the 1st semiconductor chip, and above-mentioned a part of interior section of above-mentioned the 2nd signal lead is electrically connected with above-mentioned electrode pad by conductive filament.
3. semiconductor device comprises:
The 1st semiconductor chip has circuit and forms face and form the face opposing backside surface with this circuit, and a plurality of electrode pads that form on foregoing circuit formation face;
The 2nd semiconductor chip, having circuit forms face and forms the face opposing backside surface with this circuit, and a plurality of electrode pads that on foregoing circuit formation face, form, and have than the also big planar dimension of above-mentioned the 1st semiconductor chip, above-mentioned the 1st semiconductor chip is stacked and placed on above-mentioned the 2nd semiconductor chip, makes above-mentioned the 1st semiconductor chip backside be bonded on the circuit formation face of above-mentioned the 2nd semiconductor chip;
A plurality of the 1st signal leads, its each all have interior section and with the continuous exterior section of above-mentioned interior section;
Fixed potential lead-in wire, have interior section and with the continuous exterior section of above-mentioned interior section;
The 1st conductive filament is electrically connected the above-mentioned electrode pad of the above-mentioned interior section of above-mentioned the 1st signal lead and the above-mentioned the 1st and the 2nd semiconductor chip respectively;
The 2nd conductive filament is electrically connected the above-mentioned interior section of said fixing current potential lead-in wire and the above-mentioned electrode pad of the above-mentioned the 1st and the 2nd semiconductor chip respectively; And
Resin sealing body, be used for sealing the above-mentioned interior section of the above-mentioned the 1st and the 2nd semiconductor chip, the above-mentioned the 1st and the 2nd conductive filament, above-mentioned the 1st signal lead and the above-mentioned interior section of said fixing current potential lead-in wire, the said external part of above-mentioned the 1st signal lead and fixed potential lead-in wire is stretched from above-mentioned resin sealing body;
It is characterized in that: the end of the above-mentioned interior section of above-mentioned a plurality of the 1st signal leads stops near the side of above-mentioned the 2nd semiconductor chip; With
The above-mentioned interior section of a part of said fixing current potential lead-in wire is configured and bonds on the circuit formation face of above-mentioned the 2nd semiconductor chip;
Wherein, the above-mentioned interior section of said fixing current potential lead-in wire from plane graph, is formed above-mentioned the 1st semiconductor chip is surrounded.
4. semiconductor device as claimed in claim 3 is characterized in that: also comprise a plurality of the 2nd signal leads, its each all have interior section and with the continuous exterior section of above-mentioned interior section;
The part of the above-mentioned interior section of above-mentioned the 2nd signal lead extends on the foregoing circuit formation face of above-mentioned the 2nd semiconductor chip; With
The above-mentioned interior section of above-mentioned the 2nd signal lead and the above-mentioned electrode pad of above-mentioned the 1st semiconductor chip are electrically connected to each other by the 3rd conductive filament.
5. semiconductor device as claimed in claim 3 is characterized in that:
Above-mentioned the 2nd semiconductor chip has rectangular shape and a pair of on the upwardly extending long limit of the 1st side and a pair of at the upwardly extending minor face of the 2nd side perpendicular to above-mentioned the 1st direction;
The above-mentioned electrode pad of above-mentioned the 2nd semiconductor chip is arranged along above-mentioned a pair of long limit;
Arrange on above-mentioned a pair of long limit along above-mentioned the 2nd semiconductor chip on above-mentioned the 1st direction, the above-mentioned end of above-mentioned the 1st signal lead; With
Above-mentioned the 2nd signal lead disposes on above-mentioned the 2nd direction, and the above-mentioned interior section of above-mentioned the 2nd signal lead intersects with the above-mentioned minor face of above-mentioned the 2nd semiconductor chip.
6. semiconductor device as claimed in claim 5 is characterized in that: above-mentioned the 1st semiconductor chip has square configuration, and the above-mentioned electrode pad of above-mentioned the 1st semiconductor chip is arranged along these four square limits.
7. semiconductor device as claimed in claim 6, it is characterized in that: the above-mentioned interior section of said fixing current potential lead-in wire and the above-mentioned interior section of above-mentioned the 2nd signal lead are bonded on the foregoing circuit formation face of above-mentioned the 2nd semiconductor chip by means of the insulation adhering film.
8. semiconductor device as claimed in claim 6, it is characterized in that: the above-mentioned interior section of said fixing current potential lead-in wire is bonded on the foregoing circuit formation face of above-mentioned the 2nd semiconductor chip by means of the insulation adhering film, and leaves between the foregoing circuit formation face of the above-mentioned interior section of above-mentioned the 2nd signal lead and above-mentioned the 2nd semiconductor chip at interval.
9. semiconductor device as claimed in claim 3 is characterized in that: said fixing current potential lead-in wire comprises the earthing potential lead-in wire.
10. semiconductor device as claimed in claim 9, it is characterized in that: also comprise having interior section and supply with lead-in wire with the power supply of the continuous exterior section of above-mentioned interior section, the part that above-mentioned power supply is supplied with the above-mentioned interior section of lead-in wire is configured on the foregoing circuit formation face of above-mentioned the 2nd semiconductor chip, and above-mentioned power supply is supplied with the above-mentioned interior section of lead-in wire, on plane graph, see, be formed above-mentioned the 1st semiconductor chip is surrounded.
11. semiconductor device as claimed in claim 3 is characterized in that: the above-mentioned back side of above-mentioned the 2nd semiconductor chip directly contacts with above-mentioned resin sealing body.
12. semiconductor device as claimed in claim 3 is characterized in that: above-mentioned the 1st semiconductor chip is bonded on above-mentioned the 2nd semiconductor chip by means of the insulation adhering film.
CNB2004100586705A 1998-12-02 1999-09-30 Semiconductor device Expired - Fee Related CN100370612C (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP34326598 1998-12-02
JP343265/1998 1998-12-02
JP1937099 1999-01-28
JP019370/1999 1999-01-28

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB998140090A Division CN1187822C (en) 1998-12-02 1999-09-30 Semiconductor device, method of manufacture thereof, and electronic device

Publications (2)

Publication Number Publication Date
CN1574347A true CN1574347A (en) 2005-02-02
CN100370612C CN100370612C (en) 2008-02-20

Family

ID=26356200

Family Applications (2)

Application Number Title Priority Date Filing Date
CNB2004100586705A Expired - Fee Related CN100370612C (en) 1998-12-02 1999-09-30 Semiconductor device
CNB998140090A Expired - Fee Related CN1187822C (en) 1998-12-02 1999-09-30 Semiconductor device, method of manufacture thereof, and electronic device

Family Applications After (1)

Application Number Title Priority Date Filing Date
CNB998140090A Expired - Fee Related CN1187822C (en) 1998-12-02 1999-09-30 Semiconductor device, method of manufacture thereof, and electronic device

Country Status (8)

Country Link
US (2) US6410987B1 (en)
JP (1) JP4097403B2 (en)
KR (1) KR100705521B1 (en)
CN (2) CN100370612C (en)
AU (1) AU6000699A (en)
MY (1) MY123249A (en)
TW (1) TW484192B (en)
WO (1) WO2000033379A1 (en)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5907184A (en) * 1998-03-25 1999-05-25 Micron Technology, Inc. Integrated circuit package electrical enhancement
JP3822768B2 (en) * 1999-12-03 2006-09-20 株式会社ルネサステクノロジ IC card manufacturing method
JP3768761B2 (en) * 2000-01-31 2006-04-19 株式会社日立製作所 Semiconductor device and manufacturing method thereof
JP2002124626A (en) * 2000-10-16 2002-04-26 Hitachi Ltd Semiconductor device
JP2003023135A (en) * 2001-07-06 2003-01-24 Sharp Corp Semiconductor integrated circuit device
DE10137666A1 (en) * 2001-08-01 2003-02-27 Infineon Technologies Ag Protection device for assemblies and process for their manufacture
JP3704304B2 (en) * 2001-10-26 2005-10-12 新光電気工業株式会社 Lead frame, method of manufacturing the same, and method of manufacturing semiconductor device using the lead frame
US6900531B2 (en) * 2002-10-25 2005-05-31 Freescale Semiconductor, Inc. Image sensor device
JP4068974B2 (en) * 2003-01-22 2008-03-26 株式会社ルネサステクノロジ Semiconductor device
JP4096778B2 (en) * 2003-03-25 2008-06-04 沖電気工業株式会社 Multi-chip package
WO2005024933A1 (en) * 2003-08-29 2005-03-17 Renesas Technology Corp. Semiconductor device manufacturing method
CN100463114C (en) * 2003-12-15 2009-02-18 古河电气工业株式会社 Tape for wafer processing and manufacturing method thereof
JP2005191342A (en) * 2003-12-26 2005-07-14 Renesas Technology Corp Semiconductor device and manufacturing method thereof
US6905910B1 (en) * 2004-01-06 2005-06-14 Freescale Semiconductor, Inc. Method of packaging an optical sensor
TWI244707B (en) * 2004-06-24 2005-12-01 Siliconware Precision Industries Co Ltd Method for fabricating semiconductor package
US20050285281A1 (en) * 2004-06-29 2005-12-29 Simmons Asher L Pad-limited integrated circuit
JP2006032490A (en) * 2004-07-13 2006-02-02 Hitachi Ltd Engine controlling circuit device
JP4808979B2 (en) * 2005-03-18 2011-11-02 株式会社リコー Multi-chip type semiconductor device and manufacturing method thereof
CN100573841C (en) * 2005-08-01 2009-12-23 松下电器产业株式会社 Semiconductor device
US20070216033A1 (en) * 2006-03-20 2007-09-20 Corisis David J Carrierless chip package for integrated circuit devices, and methods of making same
TWI358815B (en) * 2006-09-12 2012-02-21 Chipmos Technologies Inc Stacked chip package structure with lead-frame hav
US8492883B2 (en) 2008-03-14 2013-07-23 Advanced Semiconductor Engineering, Inc. Semiconductor package having a cavity structure
JP5130566B2 (en) * 2008-07-01 2013-01-30 ルネサスエレクトロニクス株式会社 Semiconductor device
US20100044850A1 (en) * 2008-08-21 2010-02-25 Advanced Semiconductor Engineering, Inc. Advanced quad flat non-leaded package structure and manufacturing method thereof
JP5247626B2 (en) * 2008-08-22 2013-07-24 住友化学株式会社 Lead frame, resin package, semiconductor device, and resin package manufacturing method
JP5101474B2 (en) * 2008-12-03 2012-12-19 三菱重工業株式会社 Unmanned aircraft and aerial lookout systems for drones
JP5275019B2 (en) * 2008-12-26 2013-08-28 株式会社東芝 Semiconductor device
JP5361426B2 (en) * 2009-02-05 2013-12-04 株式会社東芝 Semiconductor device
US8124447B2 (en) 2009-04-10 2012-02-28 Advanced Semiconductor Engineering, Inc. Manufacturing method of advanced quad flat non-leaded package
US20110163430A1 (en) * 2010-01-06 2011-07-07 Advanced Semiconductor Engineering, Inc. Leadframe Structure, Advanced Quad Flat No Lead Package Structure Using the Same, and Manufacturing Methods Thereof
JP2013041878A (en) 2011-08-11 2013-02-28 Sony Corp Imaging apparatus and camera module
JP5774538B2 (en) * 2012-04-11 2015-09-09 Ｔｏｗａ株式会社 Resin sealing device and resin sealing method
US9570381B2 (en) 2015-04-02 2017-02-14 Advanced Semiconductor Engineering, Inc. Semiconductor packages and related manufacturing methods

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2754534B2 (en) * 1987-02-09 1998-05-20 株式会社日立製作所 Semiconductor device and manufacturing method thereof
JPH01235363A (en) * 1988-03-16 1989-09-20 Hitachi Ltd Semiconductor device
US5012323A (en) * 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
JPH04179264A (en) * 1990-11-14 1992-06-25 Hitachi Ltd Resin-sealed semiconductor device
JP2882102B2 (en) * 1991-07-11 1999-04-12 松下電器産業株式会社 Electronic components
JPH05206374A (en) * 1992-01-29 1993-08-13 Hitachi Ltd Resin-sealed semiconductor device
JPH06275715A (en) * 1993-03-19 1994-09-30 Toshiba Corp Semiconductor wafer and manufacture of semiconductor device
JPH0758281A (en) 1993-08-12 1995-03-03 Hitachi Ltd Formation of semiconductor device
JPH07263382A (en) * 1994-03-24 1995-10-13 Kawasaki Steel Corp Tape for fixing wafer
JPH07297224A (en) * 1994-04-22 1995-11-10 Nec Corp Semiconductor device
JPH09153589A (en) * 1995-11-30 1997-06-10 Mitsui High Tec Inc Semiconductor device
JP3262728B2 (en) * 1996-02-19 2002-03-04 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
DE69735361T2 (en) * 1996-07-03 2006-10-19 Seiko Epson Corp. Resin-encapsulated semi-conductor arrangement and method of production therefor
US6037661A (en) * 1996-12-20 2000-03-14 International Business Machines Multichip module
JP3286196B2 (en) * 1997-02-27 2002-05-27 ローム株式会社 Structure of sealed semiconductor device having a plurality of IC chips
KR100277438B1 (en) * 1998-05-28 2001-02-01 윤종용 Multi Chip Package

Also Published As

Publication number Publication date
WO2000033379A1 (en) 2000-06-08
CN1329755A (en) 2002-01-02
US20020014686A1 (en) 2002-02-07
CN100370612C (en) 2008-02-20
US6410987B1 (en) 2002-06-25
AU6000699A (en) 2000-06-19
TW484192B (en) 2002-04-21
KR20010101115A (en) 2001-11-14
CN1187822C (en) 2005-02-02
JP4097403B2 (en) 2008-06-11
MY123249A (en) 2006-05-31
KR100705521B1 (en) 2007-04-10
US6501183B2 (en) 2002-12-31

Similar Documents

Publication Publication Date Title
CN1187822C (en) Semiconductor device, method of manufacture thereof, and electronic device
CN1222037C (en) Memory assembly and its making method
CN1267850C (en) Memory card and its manufacturing method
CN100342533C (en) Semiconductor device and its manufacturing method
CN1169215C (en) Semiconductor device and method for manufacture thereof
CN1145206C (en) Film carrier tape, semiconductor assembly, semiconudctor device, manufacturing method therefor, mounting board and electronic equipment
CN1527370A (en) Method for producing semiconductor device
CN1193253C (en) Platform and optical module, and producing method and optical transmission device
CN1155084C (en) Leading Frame and manufacture thereof, semiconductor device and manufacture thereof
CN1214464C (en) Semiconductor device and method of manufacture thereof
CN1227721C (en) Electronic component and semiconductor device, method for manufacturing and mounting thereof, and circuit board and electronic equipment
CN1264207C (en) Semiconductor device and its mfg. method
CN1218392C (en) Semiconductor device and manufacturing method thereof
CN1210792C (en) Semiconductor device and making method thereof
CN1115692C (en) Suspension supporting head slider head slider supporting device using suspension and disc apparatus using head slider supporting apparatus
CN1185702C (en) Process for mfg. semiconductor package and circuit board assembly
CN1526165A (en) Improved surface mount package
CN1237785A (en) Semiconductor device, and method of producing semiconductor device
CN1993001A (en) Semiconductor device
CN1551312A (en) Method for manfacturing semiconductor chip, semiconductor device manufacturing method, semiconductor chip and semiconductor device
CN1320964A (en) Semiconductor device and mfg. method thereof
CN1669138A (en) Semiconductor device
CN1568546A (en) Semiconductor device and method of manufacturing the same
CN1495893A (en) Semiconductor device and its aking method
CN1694248A (en) Semiconductor device and manufacturing method therefor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080220

Termination date: 20091030