CN1543603A - 基于指令宽度的高效仿真调度 - Google Patents
基于指令宽度的高效仿真调度 Download PDFInfo
- Publication number
- CN1543603A CN1543603A CNA018183387A CN01818338A CN1543603A CN 1543603 A CN1543603 A CN 1543603A CN A018183387 A CNA018183387 A CN A018183387A CN 01818338 A CN01818338 A CN 01818338A CN 1543603 A CN1543603 A CN 1543603A
- Authority
- CN
- China
- Prior art keywords
- instruction
- many instructions
- processor
- instructions
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Software Systems (AREA)
- Executing Machine-Instructions (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Debugging And Monitoring (AREA)
- Advance Control (AREA)
- Microcomputers (AREA)
Abstract
Description
Claims (21)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/704,467 US7366876B1 (en) | 2000-10-31 | 2000-10-31 | Efficient emulation instruction dispatch based on instruction width |
US09/704,467 | 2000-10-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1543603A true CN1543603A (zh) | 2004-11-03 |
CN100492314C CN100492314C (zh) | 2009-05-27 |
Family
ID=24829628
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB018183387A Expired - Fee Related CN100492314C (zh) | 2000-10-31 | 2001-10-31 | 基于指令宽度的高效仿真调度的方法和系统 |
Country Status (6)
Country | Link |
---|---|
US (1) | US7366876B1 (zh) |
JP (1) | JP3692115B2 (zh) |
KR (1) | KR100601815B1 (zh) |
CN (1) | CN100492314C (zh) |
TW (1) | TW559731B (zh) |
WO (1) | WO2002037266A2 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109918292A (zh) * | 2019-01-28 | 2019-06-21 | 中国科学院信息工程研究所 | 一种处理器指令集测试方法和装置 |
CN111538533A (zh) * | 2020-04-07 | 2020-08-14 | 江南大学 | 一种基于类加法器的指令请求电路及乱序指令发射架构 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7162411B2 (en) * | 2002-11-22 | 2007-01-09 | Texas Instruments Incorporated | Dynamic data trace output scheme |
US20070266435A1 (en) * | 2005-12-28 | 2007-11-15 | Williams Paul D | System and method for intrusion detection in a computer system |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5249266A (en) * | 1985-10-22 | 1993-09-28 | Texas Instruments Incorporated | Data processing apparatus with self-emulation capability |
DE3751503T2 (de) | 1986-03-26 | 1996-05-09 | Hitachi Ltd | Datenprozessor in Pipelinestruktur mit der Fähigkeit mehrere Befehle parallel zu dekodieren und auszuführen. |
JPH0395629A (ja) | 1989-09-08 | 1991-04-22 | Fujitsu Ltd | データ処理装置 |
US5299321A (en) * | 1990-12-18 | 1994-03-29 | Oki Electric Industry Co., Ltd. | Parallel processing device to operate with parallel execute instructions |
JPH0784781A (ja) | 1993-09-13 | 1995-03-31 | Nec Corp | 情報処理装置 |
US5574927A (en) * | 1994-03-25 | 1996-11-12 | International Meta Systems, Inc. | RISC architecture computer configured for emulation of the instruction set of a target computer |
US5530804A (en) * | 1994-05-16 | 1996-06-25 | Motorola, Inc. | Superscalar processor with plural pipelined execution units each unit selectively having both normal and debug modes |
US6070252A (en) * | 1994-09-30 | 2000-05-30 | Intel Corporation | Method and apparatus for interactive built-in-self-testing with user-programmable test patterns |
US5848288A (en) * | 1995-09-20 | 1998-12-08 | Intel Corporation | Method and apparatus for accommodating different issue width implementations of VLIW architectures |
US5774737A (en) * | 1995-10-13 | 1998-06-30 | Matsushita Electric Industrial Co., Ltd. | Variable word length very long instruction word instruction processor with word length register or instruction number register |
US5887001A (en) * | 1995-12-13 | 1999-03-23 | Bull Hn Information Systems Inc. | Boundary scan architecture analog extension with direct connections |
US6065108A (en) | 1996-01-24 | 2000-05-16 | Sun Microsystems Inc | Non-quick instruction accelerator including instruction identifier and data set storage and method of implementing same |
US5941980A (en) | 1996-08-05 | 1999-08-24 | Industrial Technology Research Institute | Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system |
US5812562A (en) * | 1996-11-15 | 1998-09-22 | Samsung Electronics Company, Ltd. | Low cost emulation scheme implemented via clock control using JTAG controller in a scan environment |
US6112298A (en) | 1996-12-20 | 2000-08-29 | Texas Instruments Incorporated | Method for managing an instruction execution pipeline during debugging of a data processing system |
US6065106A (en) | 1996-12-20 | 2000-05-16 | Texas Instruments Incorporated | Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing |
JPH10222391A (ja) | 1997-02-12 | 1998-08-21 | Hitachi Ltd | エミュレータ |
JP3568737B2 (ja) | 1997-05-14 | 2004-09-22 | 三菱電機株式会社 | 条件実行命令を備えるマイクロプロセッサ |
US6016543A (en) | 1997-05-14 | 2000-01-18 | Mitsubishi Denki Kabushiki Kaisha | Microprocessor for controlling the conditional execution of instructions |
US6170051B1 (en) * | 1997-08-01 | 2001-01-02 | Micron Technology, Inc. | Apparatus and method for program level parallelism in a VLIW processor |
US5970241A (en) * | 1997-11-19 | 1999-10-19 | Texas Instruments Incorporated | Maintaining synchronism between a processor pipeline and subsystem pipelines during debugging of a data processing system |
JP3451932B2 (ja) | 1998-05-20 | 2003-09-29 | 株式会社デンソー | 情報処理装置及びパイプライン処理方法 |
AU5127000A (en) * | 1999-05-07 | 2000-11-21 | Morphics Technology, Inc. | Apparatus and method for implementing a wireless system-on-a-chip with a reprogrammable tester, debugger, and bus monitor |
JP4315552B2 (ja) * | 1999-12-24 | 2009-08-19 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
-
2000
- 2000-10-31 US US09/704,467 patent/US7366876B1/en not_active Expired - Lifetime
-
2001
- 2001-10-30 TW TW090126863A patent/TW559731B/zh not_active IP Right Cessation
- 2001-10-31 WO PCT/US2001/046336 patent/WO2002037266A2/en active Application Filing
- 2001-10-31 KR KR1020037005888A patent/KR100601815B1/ko not_active IP Right Cessation
- 2001-10-31 JP JP2002539950A patent/JP3692115B2/ja not_active Expired - Fee Related
- 2001-10-31 CN CNB018183387A patent/CN100492314C/zh not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109918292A (zh) * | 2019-01-28 | 2019-06-21 | 中国科学院信息工程研究所 | 一种处理器指令集测试方法和装置 |
CN109918292B (zh) * | 2019-01-28 | 2020-09-11 | 中国科学院信息工程研究所 | 一种处理器指令集测试方法和装置 |
CN111538533A (zh) * | 2020-04-07 | 2020-08-14 | 江南大学 | 一种基于类加法器的指令请求电路及乱序指令发射架构 |
CN111538533B (zh) * | 2020-04-07 | 2023-08-08 | 江南大学 | 一种基于类加法器的指令请求电路及乱序指令发射架构 |
Also Published As
Publication number | Publication date |
---|---|
JP3692115B2 (ja) | 2005-09-07 |
KR20030044055A (ko) | 2003-06-02 |
KR100601815B1 (ko) | 2006-07-19 |
CN100492314C (zh) | 2009-05-27 |
WO2002037266A2 (en) | 2002-05-10 |
JP2004525435A (ja) | 2004-08-19 |
US7366876B1 (en) | 2008-04-29 |
TW559731B (en) | 2003-11-01 |
WO2002037266A3 (en) | 2004-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7036000B2 (en) | Valid bit generation and tracking in a pipelined processor | |
US20030046520A1 (en) | Selective writing of data elements from packed data based upon a mask using predication | |
CN1288551C (zh) | 流水线处理器中的指令地址生成和跟踪 | |
US5781134A (en) | System for variable length code data stream position arrangement | |
CN1543603A (zh) | 基于指令宽度的高效仿真调度 | |
JP3818965B2 (ja) | ソフトウェアおよびハードウェアのループ圧縮を有するfifo書込み/lifo読取り追跡バッファ | |
CN1219252C (zh) | 支持可变长度指令执行的方法和设备 | |
US6976151B1 (en) | Decoding an instruction portion and forwarding part of the portion to a first destination, re-encoding a different part of the portion and forwarding to a second destination | |
JP3844465B2 (ja) | イベント・ベクトル・テーブルのオーバーライド | |
JP3704519B2 (ja) | 命令解読のための複数のソース | |
US7069420B1 (en) | Decode and dispatch of multi-issue and multiple width instructions | |
JPH09326707A (ja) | 可変長符号復号化演算処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20081226 Address after: Massachusetts, USA Applicant after: ANALOG DEVICES, Inc. Address before: California, USA Applicant before: INTEL Corp. Co-applicant before: ANALOG DEVICES, Inc. |
|
ASS | Succession or assignment of patent right |
Owner name: ANALOG DEVICES, INC. Free format text: FORMER OWNER: INTEL CORP Effective date: 20081226 |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090527 Termination date: 20171031 |
|
CF01 | Termination of patent right due to non-payment of annual fee |