CN1369913A - 降低电气杂讯的球阵列封装装置 - Google Patents
降低电气杂讯的球阵列封装装置 Download PDFInfo
- Publication number
- CN1369913A CN1369913A CN 01103821 CN01103821A CN1369913A CN 1369913 A CN1369913 A CN 1369913A CN 01103821 CN01103821 CN 01103821 CN 01103821 A CN01103821 A CN 01103821A CN 1369913 A CN1369913 A CN 1369913A
- Authority
- CN
- China
- Prior art keywords
- plane
- contact layer
- ball
- internal connecting
- electric capacity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011038217A CN1154187C (zh) | 2001-02-15 | 2001-02-15 | 降低干扰信号的球阵列封装装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011038217A CN1154187C (zh) | 2001-02-15 | 2001-02-15 | 降低干扰信号的球阵列封装装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1369913A true CN1369913A (zh) | 2002-09-18 |
CN1154187C CN1154187C (zh) | 2004-06-16 |
Family
ID=4653497
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB011038217A Expired - Fee Related CN1154187C (zh) | 2001-02-15 | 2001-02-15 | 降低干扰信号的球阵列封装装置 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1154187C (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101930960A (zh) * | 2009-06-25 | 2010-12-29 | 国际商业机器公司 | 集成电路芯片封装和形成方法 |
CN105448896A (zh) * | 2014-08-29 | 2016-03-30 | 展讯通信(上海)有限公司 | 减小芯片外电容占用空间的集成封装结构 |
-
2001
- 2001-02-15 CN CNB011038217A patent/CN1154187C/zh not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101930960A (zh) * | 2009-06-25 | 2010-12-29 | 国际商业机器公司 | 集成电路芯片封装和形成方法 |
CN101930960B (zh) * | 2009-06-25 | 2014-05-28 | 国际商业机器公司 | 集成电路芯片封装和形成方法 |
CN105448896A (zh) * | 2014-08-29 | 2016-03-30 | 展讯通信(上海)有限公司 | 减小芯片外电容占用空间的集成封装结构 |
CN105448896B (zh) * | 2014-08-29 | 2018-12-21 | 展讯通信(上海)有限公司 | 减小芯片外电容占用空间的集成封装结构 |
Also Published As
Publication number | Publication date |
---|---|
CN1154187C (zh) | 2004-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100204753B1 (ko) | 엘오씨 유형의 적층 칩 패키지 | |
US6194786B1 (en) | Integrated circuit package providing bond wire clearance over intervening conductive regions | |
EP0680086B1 (en) | Semiconductor device and method of producing said semiconductor device | |
US6274930B1 (en) | Multi-chip module with stacked dice | |
US7902652B2 (en) | Semiconductor package and semiconductor system in package using the same | |
US6833287B1 (en) | System for semiconductor package with stacked dies | |
US7129571B2 (en) | Semiconductor chip package having decoupling capacitor and manufacturing method thereof | |
US20070148821A1 (en) | Thermally enhanced stacked die package and fabrication method | |
US20030199118A1 (en) | Wire bonding method for a semiconductor package | |
US6448659B1 (en) | Stacked die design with supporting O-ring | |
US9240372B1 (en) | Semiconductor die having lead wires formed over a circuit in a shielded area | |
JPH06216297A (ja) | 介挿体リードフレームを有する回路組立体 | |
CN1489788A (zh) | 用于半导体器件的非铸模封装 | |
KR100963471B1 (ko) | 로직 및 메모리 집적 회로의 패키징 방법, 패키징된 집적회로 및 시스템 | |
EP4097761B1 (en) | Freely configurable power semiconductor module | |
JP2005203775A (ja) | マルチチップパッケージ | |
US20030127719A1 (en) | Structure and process for packaging multi-chip | |
US20170047273A1 (en) | Package structure and the method to fabricate thereof | |
US6337226B1 (en) | Semiconductor package with supported overhanging upper die | |
EP1104026A2 (en) | Ground plane for a semiconductor chip | |
WO2004080134A2 (en) | High frequency chip packages with connecting elements | |
CN103050467A (zh) | 封装结构及其制造方法 | |
US6340839B1 (en) | Hybrid integrated circuit | |
US6636416B2 (en) | Electronic assembly with laterally connected capacitors and manufacturing method | |
US20240112997A1 (en) | Multilayer package substrate with stress buffer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: TAIJI HOLDING CO., LTD. Free format text: FORMER OWNER: XITONG SCIENCE AND TECHNOLOGY CO LTD Effective date: 20091211 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20091211 Address after: Delaware Patentee after: Silicon Integrated Systems Corporation Address before: Taiwan, China Patentee before: Xitong Science & Technology Co., Ltd. |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040616 Termination date: 20130215 |