CN1306592C - 半导体元件布局设计装置、布局设计方法 - Google Patents

半导体元件布局设计装置、布局设计方法 Download PDF

Info

Publication number
CN1306592C
CN1306592C CNB2004100300182A CN200410030018A CN1306592C CN 1306592 C CN1306592 C CN 1306592C CN B2004100300182 A CNB2004100300182 A CN B2004100300182A CN 200410030018 A CN200410030018 A CN 200410030018A CN 1306592 C CN1306592 C CN 1306592C
Authority
CN
China
Prior art keywords
layout
island
group
elements
carry out
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2004100300182A
Other languages
English (en)
Chinese (zh)
Other versions
CN1534765A (zh
Inventor
岛村哲夫
鹿仓康弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Publication of CN1534765A publication Critical patent/CN1534765A/zh
Application granted granted Critical
Publication of CN1306592C publication Critical patent/CN1306592C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
CNB2004100300182A 2003-03-17 2004-03-17 半导体元件布局设计装置、布局设计方法 Expired - Fee Related CN1306592C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP071358/2003 2003-03-17
JP2003071358A JP2004280493A (ja) 2003-03-17 2003-03-17 半導体素子のレイアウト設計装置、レイアウト設計方法及びレイアウト設計プログラム

Publications (2)

Publication Number Publication Date
CN1534765A CN1534765A (zh) 2004-10-06
CN1306592C true CN1306592C (zh) 2007-03-21

Family

ID=33287815

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100300182A Expired - Fee Related CN1306592C (zh) 2003-03-17 2004-03-17 半导体元件布局设计装置、布局设计方法

Country Status (3)

Country Link
JP (1) JP2004280493A (ja)
CN (1) CN1306592C (ja)
TW (1) TWI240354B (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102682648B (zh) * 2012-04-18 2014-01-01 南阳理工学院 一种对计算机组成原理实验箱元器件进行布局的方法
CN102682161B (zh) * 2012-04-18 2015-04-01 南阳理工学院 一种对接口芯片的元器件进行布局的方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05218202A (ja) * 1992-02-07 1993-08-27 Matsushita Electric Ind Co Ltd 半導体素子のマスクデータ生成装置
US5761075A (en) * 1993-12-28 1998-06-02 Kabushiki Kaisha Toshiba Apparatus for designing photomasks
CN1204148A (zh) * 1997-06-26 1999-01-06 西门子公司 有浅沟槽隔离的集成电路器件
CN1207582A (zh) * 1997-08-01 1999-02-10 三菱电机株式会社 存储器单元的布局图
JP2000067094A (ja) * 1998-08-21 2000-03-03 Nec Corp 回路レイアウト設計方法及び回路レイアウト設計装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05218202A (ja) * 1992-02-07 1993-08-27 Matsushita Electric Ind Co Ltd 半導体素子のマスクデータ生成装置
US5761075A (en) * 1993-12-28 1998-06-02 Kabushiki Kaisha Toshiba Apparatus for designing photomasks
CN1204148A (zh) * 1997-06-26 1999-01-06 西门子公司 有浅沟槽隔离的集成电路器件
CN1207582A (zh) * 1997-08-01 1999-02-10 三菱电机株式会社 存储器单元的布局图
JP2000067094A (ja) * 1998-08-21 2000-03-03 Nec Corp 回路レイアウト設計方法及び回路レイアウト設計装置

Also Published As

Publication number Publication date
TW200423286A (en) 2004-11-01
TWI240354B (en) 2005-09-21
JP2004280493A (ja) 2004-10-07
CN1534765A (zh) 2004-10-06

Similar Documents

Publication Publication Date Title
CN1300848C (zh) 半导体电路装置以及该电路仿真方法
WO2022266906A1 (zh) 一种集成电路的版图生成方法及装置
US8527928B1 (en) Optimizing circuit layouts by configuring rooms for placing devices
CN1779686A (zh) 确定缓冲器插入的方法和系统
CN1519751A (zh) 生成结构模式候选对象的方法、系统和程序
CN1440068A (zh) 多层配线装置和配线方法以及配线特性分析和预测方法
US10372863B2 (en) Tool for modular circuit board design
CN100351841C (zh) 具有倾斜布线的半导体集成电路及其布图方法
US7969014B2 (en) Power layout of integrated circuits and designing method thereof
CN1794459A (zh) 单元、标准单元、标准单元库、使用标准单元的布局方法和半导体集成电路
CN1783095A (zh) 增强陶瓷集成电路封装中配电系统的方法及设备
CN1614766A (zh) 半导体集成电路及其设计方法
CN1306592C (zh) 半导体元件布局设计装置、布局设计方法
CN1199273C (zh) 半导体装置及其设计方法和设计装置
CN1606012A (zh) 半导体器件、半导体器件的布线方法及制造方法
CN1696942A (zh) 计算机执行方法
CN1667829A (zh) 半导体集成电路及其修改方法
CN1786969A (zh) 数据生成系统、制图数据生成设备及方法以及承载制图数据的存储介质
JP4725155B2 (ja) 半導体集積回路のレイアウト設計方法及び設計装置
CN1410859A (zh) 具有时钟信号传送线的半导体集成电路器件
CN1760879A (zh) 可编程核版图自动生成方法
CN1501242A (zh) 半导体集成电路及其制造方法、相关电路、仪器和程序
CN1521832A (zh) 集成电路的布图设计装置、布图设计方法及布图设计程序
CN1532735A (zh) 具有准确的电容提取的半导体集成电路的设计方法
CN1514483A (zh) 集成电路的布图设计装置、布图设计方法及布图设计程序

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20070321