CN119024924A - 用于缓慢外围设备的中断处理方法和设备 - Google Patents

用于缓慢外围设备的中断处理方法和设备 Download PDF

Info

Publication number
CN119024924A
CN119024924A CN202411125272.4A CN202411125272A CN119024924A CN 119024924 A CN119024924 A CN 119024924A CN 202411125272 A CN202411125272 A CN 202411125272A CN 119024924 A CN119024924 A CN 119024924A
Authority
CN
China
Prior art keywords
signal
flip
flop
circuit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202411125272.4A
Other languages
English (en)
Chinese (zh)
Inventor
M·索尼
R·苏瓦纳
N·卡雷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of CN119024924A publication Critical patent/CN119024924A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
CN202411125272.4A 2017-01-31 2018-01-31 用于缓慢外围设备的中断处理方法和设备 Pending CN119024924A (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US15/420,267 2017-01-31
US15/420,267 US10788853B2 (en) 2017-01-31 2017-01-31 Interrupt handling method and apparatus for slow peripherals
CN201880009131.2A CN110249309B (zh) 2017-01-31 2018-01-31 用于缓慢外围设备的中断处理方法和设备
PCT/US2018/016206 WO2018144583A1 (en) 2017-01-31 2018-01-31 Interrupt handling method and apparatus for slow peripherals

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201880009131.2A Division CN110249309B (zh) 2017-01-31 2018-01-31 用于缓慢外围设备的中断处理方法和设备

Publications (1)

Publication Number Publication Date
CN119024924A true CN119024924A (zh) 2024-11-26

Family

ID=62979832

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202411125272.4A Pending CN119024924A (zh) 2017-01-31 2018-01-31 用于缓慢外围设备的中断处理方法和设备
CN201880009131.2A Active CN110249309B (zh) 2017-01-31 2018-01-31 用于缓慢外围设备的中断处理方法和设备

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201880009131.2A Active CN110249309B (zh) 2017-01-31 2018-01-31 用于缓慢外围设备的中断处理方法和设备

Country Status (5)

Country Link
US (3) US10788853B2 (enExample)
EP (1) EP3577557A4 (enExample)
JP (1) JP2020507176A (enExample)
CN (2) CN119024924A (enExample)
WO (1) WO2018144583A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3109227B1 (fr) 2020-04-14 2022-05-06 St Microelectronics Alps Sas Contrôleur d’interruption et procédé de gestion d’un tel contrôleur
CN113885654A (zh) * 2020-07-03 2022-01-04 富泰华工业（深圳）有限公司 跨时钟域信号传输方法、电路及电子装置
US11200184B1 (en) * 2020-12-22 2021-12-14 Industrial Technology Research Institute Interrupt control device and interrupt control method between clock domains

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR920003152A (ko) 1990-07-31 1992-02-29 이헌조 다중 인터럽트 처리회로
US5900753A (en) * 1997-03-28 1999-05-04 Logicvision, Inc. Asynchronous interface
US6507609B1 (en) 1999-01-20 2003-01-14 Advanced Micro Devices, Inc. Mechanism for capturing and reporting interrupt events of different clock domains
JP2001184298A (ja) * 1999-12-27 2001-07-06 Toshiba Corp 非同期割り込み通知回路及び方法
JP2002041452A (ja) 2000-07-27 2002-02-08 Hitachi Ltd マイクロプロセッサ、半導体モジュール及びデータ処理システム
GB2368671B (en) * 2000-11-03 2004-08-18 Advanced Risc Mach Ltd A logic unit and integrated circuit for clearing interrupts
US6823413B2 (en) 2001-06-08 2004-11-23 Oki Electronic Industry Co., Ltd. Interrupt signal processing apparatus
US8284879B2 (en) 2003-06-25 2012-10-09 Nxp B.V. Lossless transfer of events across clock domains
US20060064529A1 (en) 2004-09-23 2006-03-23 International Business Machines Corporation Method and system for controlling peripheral adapter interrupt frequency by transferring processor load information to the peripheral adapter
DE102007023442B3 (de) * 2007-05-19 2008-10-09 Atmel Germany Gmbh Vorrichtung und Verfahren zum Erzeugen eines Quittiersignals
US7934113B2 (en) 2007-05-21 2011-04-26 Texas Instruments Incorporated Self-clearing asynchronous interrupt edge detect latching register
JP2009282780A (ja) * 2008-05-22 2009-12-03 Atmel Germany Gmbh 受領信号の形成装置
JP4912511B2 (ja) 2010-03-16 2012-04-11 三菱電機株式会社 速度検出装置
CN103631649B (zh) * 2012-08-24 2018-08-28 深圳市中兴微电子技术有限公司 中断处理方法、装置及中断控制器
US10014041B1 (en) * 2016-12-23 2018-07-03 Texas Instruments Incorporated Integrated circuits, methods and interface circuitry to synchronize data transfer between high and low speed clock domains
CN113885654A (zh) * 2020-07-03 2022-01-04 富泰华工业（深圳）有限公司 跨时钟域信号传输方法、电路及电子装置
US11200184B1 (en) * 2020-12-22 2021-12-14 Industrial Technology Research Institute Interrupt control device and interrupt control method between clock domains

Also Published As

Publication number Publication date
US20200379505A1 (en) 2020-12-03
US12105550B2 (en) 2024-10-01
CN110249309A (zh) 2019-09-17
WO2018144583A1 (en) 2018-08-09
EP3577557A1 (en) 2019-12-11
US10788853B2 (en) 2020-09-29
US20180217630A1 (en) 2018-08-02
US20240411341A1 (en) 2024-12-12
CN110249309B (zh) 2024-08-30
EP3577557A4 (en) 2020-06-03
JP2020507176A (ja) 2020-03-05

Similar Documents

Publication Publication Date Title
US20240411341A1 (en) Interrupt handling method and apparatus for slow peripherals
CN108241584B (zh) 用于同步在高速与低速时钟域之间的数据传送的集成电路、方法和接口电路
US5654988A (en) Apparatus for generating a pulse clock signal for a multiple-stage synchronizer
US6925549B2 (en) Asynchronous pipeline control interface using tag values to control passing data through successive pipeline stages
CN102365624B (zh) 多处理器数据处理系统和多处理器数据处理方法
US8977882B2 (en) System for data transfer between asynchronous clock domains
US5210858A (en) Clock division chip for computer system which interfaces a slower cache memory controller to be used with a faster processor
US11036268B2 (en) System and method to reset datapath logic within a peripheral slave device having multiple, asynchronous clock domains
CN104850524A (zh) 一种跨时钟域的ahb总线桥接方法和装置
US20120268168A1 (en) Clock gating cell circuit
JP2001077797A (ja) インタフェース装置
US5197126A (en) Clock switching circuit for asynchronous clocks of graphics generation apparatus
US20100315134A1 (en) Systems and methods for multi-lane communication busses
US6097775A (en) Method and apparatus for synchronously transferring signals between clock domains
CN108694146B (zh) 一种异步/同步接口电路
JP3604637B2 (ja) 非同期転送装置および非同期転送方法
US7123674B2 (en) Reducing latency and power in asynchronous data transfers
JP2004348460A (ja) 半導体集積回路およびそれを用いたｕｓｂコントローラ
US6760798B1 (en) Interface mechanism and method for interfacing a real-time clock with a data processing circuit
JP2004326222A (ja) データ処理システム
US20020078328A1 (en) Pulse-controlled micropipeline architecture
JP2000353027A (ja) クロック制御方法およびそれを用いた電子回路装置
CN113168205B (zh) 用于低功率设计的用于基于事务的传输时钟门控的装置
JP2756445B2 (ja) 非同期回路リセット方式
US20250315317A1 (en) Asynchronous hardware control circuitry

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination