CN117975839A - Self-checking method and device for liquid crystal circuit of main control board - Google Patents

Self-checking method and device for liquid crystal circuit of main control board Download PDF

Info

Publication number
CN117975839A
CN117975839A CN202410233470.6A CN202410233470A CN117975839A CN 117975839 A CN117975839 A CN 117975839A CN 202410233470 A CN202410233470 A CN 202410233470A CN 117975839 A CN117975839 A CN 117975839A
Authority
CN
China
Prior art keywords
port
ports
signal type
group
port set
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202410233470.6A
Other languages
Chinese (zh)
Inventor
王晓枫
林扬宣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang Viewshine Intelligent Meter Co Ltd
Original Assignee
Zhejiang Viewshine Intelligent Meter Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang Viewshine Intelligent Meter Co Ltd filed Critical Zhejiang Viewshine Intelligent Meter Co Ltd
Priority to CN202410233470.6A priority Critical patent/CN117975839A/en
Publication of CN117975839A publication Critical patent/CN117975839A/en
Pending legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

The application discloses a self-checking method and a self-checking device for a liquid crystal circuit of a main control board, wherein the method comprises the steps of dividing n first ports into m groups of port sets when n first ports are detected to be respectively connected with n pins of the liquid crystal circuit; setting corresponding output signal types based on the number of the first ports contained in each port set, and outputting signals to pins corresponding to each port set according to the output signal types; and determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set. The application controls the output signal type of the port connected with the pin of the liquid crystal circuit, and judges by combining the corresponding input signal type, thereby obtaining the pin detection result corresponding to the port, realizing the self-checking of the liquid crystal circuit of the main control board, saving a great amount of manpower resources and improving the production efficiency.

Description

Self-checking method and device for liquid crystal circuit of main control board
Technical Field
The application relates to the technical field of circuit testing, in particular to a self-checking method and device for a main control board liquid crystal circuit.
Background
With the widespread use of liquid crystal display technology in consumer electronics and industrial applications, the demands for reliability and stability of electronic devices, particularly display devices, are continuously increasing, and it is important to ensure that the internal circuits of the liquid crystal display can work normally. At present, one of the common problems of the lcd, namely that the lcd displays darkly, is mainly because when a short circuit occurs between two adjacent lcd pins, the contents output by the two pins will conflict (for example, one pin is displayed and one pin is not displayed), so that the display of the lcd is affected.
In the existing scheme, the problem is solved mainly by adopting a manual detection mode, namely, each two adjacent pins are measured one by using a universal meter in sequence, however, the mode not only consumes a large amount of manpower, but also reduces the production efficiency.
Disclosure of Invention
In order to solve the above-mentioned problems of consuming a lot of manpower and reducing production efficiency, an embodiment of the present application provides a self-checking method and apparatus for a main control panel liquid crystal circuit, where the technical scheme is as follows:
In a first aspect, an embodiment of the present application provides a self-checking method for a liquid crystal circuit of a main control board, including:
When detecting that the n first ports are respectively connected with n pins of the liquid crystal circuit, dividing the n first ports into m groups of port sets; wherein each port set comprises two or three first ports, and the first ports are used for outputting signals; wherein n is a positive integer greater than 1, and m is a positive integer less than n;
Setting corresponding output signal types based on the number of the first ports contained in each port set, and outputting signals to pins corresponding to each port set according to the output signal types;
And determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set.
In an alternative aspect of the first aspect, after dividing the n first ports into m group port sets, before setting the corresponding output signal types based on the number of first ports included in each group port set, the method further includes:
Carrying out continuous numbering processing on the first ports contained in each group of port sets, and determining an odd port set and an even port set according to the result of the continuous numbering processing; wherein the odd port sets include all odd numbered first ports in each group of port sets, and the even port sets include all even numbered first ports in each group of port sets.
In yet another alternative of the first aspect, each port set includes two first ports;
Setting a corresponding output signal type based on the number of first ports included in each port set, including:
Taking the low-level signal type as a first output signal type corresponding to the odd port set; and taking the high-level signal type as a second output signal type corresponding to the even port set;
And determining the output signal type corresponding to each port set according to the first output signal type and the second output signal type corresponding to the result of the serial numbering process.
In yet another alternative of the first aspect, each port set includes three first ports;
Setting a corresponding output signal type based on the number of first ports included in each port set, including:
Taking the high-level signal type as a first output signal type corresponding to the odd port set, and taking the low-level signal type as a second output signal type corresponding to the even port set;
And determining the output signal type corresponding to each port set according to the first output signal type and the second output signal type corresponding to the result of the serial numbering process.
In a further alternative of the first aspect, determining a corresponding receiving port set based on the output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to the input signal type received by the receiving port set, includes:
Performing conversion processing on even port sets in each group of port sets, and taking the even port sets after conversion processing as corresponding receiving port sets;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
When the number of the target ports is zero, determining that two pins corresponding to the port set work normally;
when the number of the target ports is detected to be one, two pins corresponding to the port set are determined to form a short circuit.
In a further alternative of the first aspect, determining a corresponding receiving port set based on the output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to the input signal type received by the receiving port set, includes:
Carrying out conversion processing on odd port sets in each group of port sets, and taking the odd port sets after conversion processing as corresponding receiving port sets;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
When the number of the target ports is zero, determining that three pins corresponding to the port set work normally;
When the number of the target ports is detected to be one, determining that two pins corresponding to the target ports and ports adjacent to the target ports in the port set form a short circuit;
When the number of the target ports is detected to be two, determining that two pins corresponding to each target port and the ports adjacent to the target port in the port set form a short circuit.
In a further alternative of the first aspect, determining a corresponding receiving port set based on the output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to the input signal type received by the receiving port set, includes:
Screening n second ports according to the output signal types of each group of port sets to obtain a receiving port set; wherein the second port is used for receiving signals;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
and determining a pin detection result corresponding to each group of port set according to the target port.
In a second aspect, an embodiment of the present application provides a self-checking device for a liquid crystal circuit of a main control board, including:
The first processing module is used for dividing the n first ports into m groups of port sets when detecting that the n first ports are respectively connected with n pins of the liquid crystal circuit; wherein each port set comprises two or three first ports, and the first ports are used for outputting signals; wherein n is a positive integer greater than 1, and m is a positive integer less than n;
The second processing module is used for setting corresponding output signal types based on the number of the first ports contained in each group of port sets and outputting signals to pins corresponding to each group of port sets according to the output signal types;
And the third processing module is used for determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set.
In a third aspect, the embodiment of the application also provides a self-checking device of the main control board liquid crystal circuit, which comprises a processor and a memory;
the processor is connected with the memory;
a memory for storing executable program code;
the processor executes a program corresponding to the executable program code by reading the executable program code stored in the memory, so as to implement the self-checking method of the main control panel liquid crystal circuit provided by the first aspect of the embodiment or any implementation manner of the first aspect of the application.
In a fourth aspect, an embodiment of the present application provides a computer storage medium, where a computer program is stored, where the computer program includes program instructions, where the program instructions, when executed by a processor, may implement a self-checking method for a liquid crystal circuit of a main control panel provided in the first aspect or any implementation manner of the first aspect of the embodiment of the present application.
The technical scheme provided by some embodiments of the present specification has the following beneficial effects:
in the self-checking process of the main control board liquid crystal circuit, when n first ports are detected to be respectively connected with n pins of the liquid crystal circuit, dividing the n first ports into m groups of port sets; setting corresponding output signal types based on the number of the first ports contained in each port set, and outputting signals to pins corresponding to each port set according to the output signal types; and determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set. The output signal type of the port connected with the liquid crystal circuit pin is controlled, and the corresponding input signal type is combined for judgment, so that the pin detection result corresponding to the port is obtained, the self-checking of the liquid crystal circuit of the main control board is realized, a large amount of manpower resources in the manual detection process are saved, and the production efficiency influenced by the manual detection is improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are required to be used in the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present application, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is an overall flowchart of a self-checking method of a main control board liquid crystal circuit according to an embodiment of the present application;
FIG. 2 is an equivalent circuit diagram of a liquid crystal circuit when connected with a singlechip according to an embodiment of the present application;
fig. 3 is a schematic structural diagram of a self-checking device of a main control board liquid crystal circuit according to an embodiment of the present application;
fig. 4 is a schematic structural diagram of a self-checking device of a liquid crystal circuit of a main control board according to an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present application.
In the following description, the terms "first," "second," and "first," are used for descriptive purposes only and are not to be construed as indicating or implying relative importance. The following description provides various embodiments of the application that may be substituted or combined between different embodiments, and thus the application is also to be considered as embracing all possible combinations of the same and/or different embodiments described. Thus, if one embodiment includes feature A, B, C and another embodiment includes feature B, D, then the application should also be seen as embracing one or more of all other possible combinations of one or more of A, B, C, D, although such an embodiment may not be explicitly recited in the following.
The following description provides examples and does not limit the scope, applicability, or examples set forth in the claims. Changes may be made in the function and arrangement of elements described without departing from the scope of the application. Various examples may omit, replace, or add various procedures or components as appropriate. For example, the described methods may be performed in a different order than described, and various steps may be added, omitted, or combined. Furthermore, features described with respect to some examples may be combined into other examples.
Referring to fig. 1, fig. 1 is an overall flowchart of a self-checking method of a main control panel liquid crystal circuit according to an embodiment of the application.
As shown in fig. 1, the self-checking method of the main control panel liquid crystal circuit at least comprises the following steps:
And 101, dividing the n first ports into m groups of port sets when the fact that the n first ports are respectively connected with n pins of the liquid crystal circuit is detected.
In the embodiment of the application, the self-checking method of the main control board liquid crystal circuit can be applied to a singlechip (such as FM33LG 048), wherein the main control board liquid crystal circuit is a core part of a liquid crystal display or a liquid crystal television and is mainly responsible for controlling and driving the liquid crystal display to display image information, the singlechip is a highly integrated electronic device, and a complete computer system comprises a Central Processing Unit (CPU), a Random Access Memory (RAM), a read-only memory (ROM), an input/output (I/O) interface, an interrupt system, a timer/counter and possibly other functional modules such as a display driving circuit, a Pulse Width Modulation (PWM) circuit, an analog multiplexer (ADC), a digital signal processing unit (DSP) and the like, and is wholly or mostly integrated on a silicon chip. In the self-checking process of the main control board liquid crystal circuit, when n first ports are detected to be respectively connected with n pins of the liquid crystal circuit, dividing the n first ports into m groups of port sets; setting corresponding output signal types based on the number of the first ports contained in each port set, and outputting signals to pins corresponding to each port set according to the output signal types; and determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set. The output signal type of the port connected with the liquid crystal circuit pin is controlled, and the corresponding input signal type is combined for judgment, so that the pin detection result corresponding to the port is obtained, the self-checking of the liquid crystal circuit of the main control board is realized, a large amount of manpower resources in the manual detection process are saved, and the production efficiency influenced by the manual detection is improved.
Specifically, in the self-checking process of the main control board liquid crystal circuit, the connection condition of the first port can be detected first, and the detection method can be, but is not limited to, the following two methods: judging whether the external equipment is connected with the port or not by designing a current detection circuit and detecting the change of the pin current; the change of the resistance or capacitance value connected to the port is detected by an ADC (analog-to-digital converter) to indirectly determine whether or not the external device is connected to the port. When it is detected that the n first ports are respectively connected with n pins of the liquid crystal circuit, packet processing can be performed on the n first ports, where n is a positive integer greater than 1, and the first ports are ports for outputting signals.
Further, the n first ports may be divided into m sets of ports, where m is a positive integer less than n, and each set of ports includes two or three first ports, for example, when ports are designated by numerals, the consecutive ports included in each set of ports may be port 1 and port 2, port3, port 4 and port 5, port 7, port 8, port 9 and port 10, and so on.
As an option of an embodiment of the present application, after dividing the n first ports into m port sets, before setting the corresponding output signal types based on the number of the first ports included in each port set, the method further includes:
Carrying out continuous numbering processing on the first ports contained in each group of port sets, and determining an odd port set and an even port set according to the result of the continuous numbering processing; wherein the odd port sets include all odd numbered first ports in each group of port sets, and the even port sets include all even numbered first ports in each group of port sets.
Specifically, after the grouping processing is performed on the n first ports, before the corresponding output signal types are set according to the number of the first ports included in each group of port sets, the serial numbering processing may be performed on the first ports included in each group of port sets, and the serial numbering processing manner of each group of port sets remains consistent, for example, the first ports may be numbered sequentially from left to right by a natural number (i.e., all integers that are incremented by 1 from 1).
Two subsets of ports, an odd port set and an even port set, may then be determined based on the results of the sequential numbering process. Wherein the odd port sets comprise all odd numbered first ports in each group of port sets, and the even port sets comprise all even numbered first ports in each group of port sets. For example, when there is a group of port sets, the result is: port 1, port 2, port 3, port 4 and port 5, the odd port set contains port 1, port 3 and port 5, and the even port set contains port 2 and port 4.
Step 102, setting corresponding output signal types based on the number of the first ports included in each port set, and outputting signals to pins corresponding to each port set according to the output signal types.
Specifically, after the n first ports are subjected to packet processing, the output signal type of each port may be set according to the number of first ports included in each group of port sets obtained. For example, when the number of the first ports included in each port set is 4, the output signals of the 4 first ports may be set to be a low level signal, a high level signal, and a low level signal, respectively, so as to detect whether the pins work normally through signal changes of pins corresponding to the middle 2 ports.
The corresponding signals may then be output to pins corresponding to each port set (i.e., pins connected to the first port in each port set) according to the determined output signal type (e.g., the level signal type ordered by low-high-low).
As a further alternative of the embodiment of the present application, the number of the first ports included in each port set is two;
Setting a corresponding output signal type based on the number of first ports included in each port set, including:
Taking the low-level signal type as a first output signal type corresponding to the odd port set; and taking the high-level signal type as a second output signal type corresponding to the even port set;
And determining the output signal type corresponding to each port set according to the first output signal type and the second output signal type corresponding to the result of the serial numbering process.
Specifically, in setting the corresponding output signal types according to the number of first ports included in each port set after the first ports are consecutively numbered, when the number of first ports included in each port set is two, the low-level signal type may be used as the output signal type (i.e., the first output signal type) corresponding to the odd port set in the port set, and the high-level signal type may be used as the output signal type (i.e., the second output signal type) corresponding to the even port set in the port set.
It will be understood that when a certain group of port sets includes two first ports, namely, port 1 and port 2, the odd port set corresponding to the group of port sets includes port 1, the even port set corresponding to the group of port sets includes port 2, and at this time, port 1 outputs a low level signal and port 2 outputs a high level signal.
Then, according to the first output signal type and the second output signal type corresponding to the serial number processing result, the output signal type corresponding to each port set can be obtained. For example, when n is 6 and m is 3, the 6 first ports are divided into 3 port sets, each port set includes 2 first ports, at this time, the first output signal types corresponding to the ports 1,3 and 5 are low level signal types, the second output signal types corresponding to the ports 2, 4 and 6 are high level signal types, where the ports 1 and 2 are one group, the ports 3 and 4 are one group, the ports 5 and 6 are one group, that is, the output signal rule of each port set is low level+high level, and the signal output rule of all the first ports is a cycle of low level+high level.
As yet another alternative of the embodiment of the present application, the number of the first ports included in each port set is three;
Setting a corresponding output signal type based on the number of first ports included in each port set, including:
Taking the high-level signal type as a first output signal type corresponding to the odd port set, and taking the low-level signal type as a second output signal type corresponding to the even port set;
And determining the output signal type corresponding to each port set according to the first output signal type and the second output signal type corresponding to the result of the serial numbering process.
Specifically, in setting the corresponding output signal types according to the number of first ports included in each port set after the first ports are consecutively numbered, when the number of first ports included in each port set is three, the high-level signal type may be used as the output signal type (i.e., the first output signal type) corresponding to the odd port set in the port set, and the low-level signal type may be used as the output signal type (i.e., the second output signal type) corresponding to the even port set in the port set.
It will be understood that when a certain group of port sets includes three first ports, namely, port 1, port 2 and port 3, the odd port set corresponding to the group of port sets includes port 1 and port 3, the even port set corresponding to the group of port sets includes port 2, and both port 1 and port 3 output low level signals while port 2 outputs high level signals.
Then, according to the first output signal type and the second output signal type corresponding to the serial number processing result, the output signal type corresponding to each port set can be obtained. For example, when n is 6 and m is 2, the 6 first ports are divided into 2 port sets, each port set includes 3 first ports, at this time, the first output signal types corresponding to the ports 1,3 and 5 are high level signal types, the second output signal types corresponding to the ports 2,4 and 6 are low level signal types, where the ports 1, 2 and 3 are a group, the ports 4, 5 and 6 are a group, that is, the output signal rule of each port set is high level+low level+high level, and the signal output rule of all the first ports is a cycle of high level+low level+high level.
Step 103, determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set.
Specifically, after determining the output signal type of each port set, a corresponding receiving port set may be determined according to the output signal type.
It should be noted that, the ports on the singlechip can be generally configured into an input mode or an output mode by software according to the needs. In the input mode, the port is used for receiving signals of external equipment or sensors; in the output mode, the singlechip sends control signals to external loads (such as LEDs, motor drivers, other integrated circuits and the like) through the ports.
It will be appreciated that the method of determining the corresponding set of receiving ports based on the type of output signal may be, but is not limited to: and determining the number of corresponding receiving ports according to the number of the output high-level signals, so that the corresponding number of ports can be selected from the ports which are not in a working state or the ports which have completed the working task as a receiving port set. It is noted that the port selected herein may be, but is not limited to, the first port.
Further, the receiving port can receive a corresponding input signal, and according to the type of the input signal received by the receiving port set, a pin detection result corresponding to each group of port set is judged. The judging method may be, but not limited to: when an input signal type is detected that is inconsistent with an expected input signal type, which may be, but is not limited to being, determined from a corresponding output signal type, a fault is presented on behalf of a circuit at a pin corresponding to a receiving port receiving the input signal, possibly due to a pin short.
As still another alternative of the embodiment of the present application, determining a corresponding receiving port set based on an output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to an input signal type received by the receiving port set, includes:
Performing conversion processing on even port sets in each group of port sets, and taking the even port sets after conversion processing as corresponding receiving port sets;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
When the number of the target ports is zero, determining that two pins corresponding to the port set work normally;
when the number of the target ports is detected to be one, two pins corresponding to the port set are determined to form a short circuit.
Specifically, when two first ports are included in each port set, after the first ports are continuously numbered and the output signal type of each port set is determined, conversion processing may be performed on an even port set in each port set first, so that the even port set is converted from an output mode of a transmission signal to an input mode of a reception signal, where the conversion processing may be, but is not limited to, the following modes: the mode of operation of a port is changed by setting the direction registers (e.g., P0DIR, P1DIR, etc.) of its port.
It can be understood that when a certain bit in the direction register is set to be "0", the corresponding port pin is configured as an input mode, and the singlechip can read the level state of the external device; when a certain bit in the direction register is set to be 1, the port pin is configured to be in an output mode, and the singlechip can control the pin to output high level or low level.
Then, the even port set after conversion processing can be used as a corresponding receiving port set for receiving the input signal, and the receiving port for receiving the low level signal can be used as a target port corresponding to the group of port sets, so that the pin detection result can be judged according to the target port.
In the process of judging the pin detection result according to the target ports, when the number of the target ports is zero, representing pins corresponding to the ports outputting high-level signals, and inputting the high-level signals to the singlechip, wherein at the moment, two pins corresponding to the port set work normally, and a main control board liquid crystal circuit has no fault; when the number of the detected target ports is one, the pin corresponding to the port outputting the high-level signal is represented, the low-level signal is input to the singlechip, at the moment, the two pins corresponding to the port set are short-circuited, and the main control panel liquid crystal circuit is failed.
As still another alternative of the embodiment of the present application, determining a corresponding receiving port set based on an output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to an input signal type received by the receiving port set, includes:
Carrying out conversion processing on odd port sets in each group of port sets, and taking the odd port sets after conversion processing as corresponding receiving port sets;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
When the number of the target ports is zero, determining that three pins corresponding to the port set work normally;
When the number of the target ports is detected to be one, determining that two pins corresponding to the target ports and ports adjacent to the target ports in the port set form a short circuit;
When the number of the target ports is detected to be two, determining that two pins corresponding to each target port and the ports adjacent to the target port in the port set form a short circuit.
Specifically, when three first ports are included in each port set, after the first ports are continuously numbered and the output signal type of each port set is determined, conversion processing may be performed on the odd port set in each port set first, so that the odd port set is converted from the output mode of the sending signal to the input mode of the receiving signal, where the manner of conversion processing may refer to the other embodiments described above.
Then, the odd port set after conversion processing can be used as a corresponding receiving port set for receiving the input signal, and the receiving port for receiving the low level signal can be used as a target port corresponding to the group of port sets, so that the pin detection result can be judged according to the target port.
In the process of judging the pin detection result according to the target ports, when the number of the target ports is zero, representing pins corresponding to the ports outputting high-level signals, and inputting the high-level signals to the singlechip, wherein at the moment, three pins corresponding to the port set work normally, and a main control board liquid crystal circuit has no faults; when the number of the target ports is detected to be one, the pin corresponding to the port outputting the high-level signal is represented, the low-level signal is input to the singlechip, at the moment, the two pins corresponding to the target ports and the ports adjacent to the target ports in the port set are short-circuited, and a main control panel liquid crystal circuit is failed; when the number of the detected target ports is three, two pins corresponding to each target port and the ports adjacent to the target port in the group of port sets are short-circuited, and the main control panel liquid crystal circuit is failed.
For example, when the port 1 and the port 3 output high-level signals to the corresponding pins and the port 2 outputs low-level signals to the corresponding pins, the odd port set includes the port 1 and the port 3, and then the port 1 and the port 3 are converted, so that the working states of the transmitting signals of the port 1 and the port 3 are converted into the working states of the receiving signals, and then the level signals of the corresponding pins are received by the port 1 and the port 3.
It can be understood that when the high level signals received by the port 1 and the port 3 are both high level signals, the signals at the pins are unchanged, and the pins work normally; when the port 1 or the port 3 receives the low level signal, the pin corresponding to the port 1 or the port 3 and the adjacent pin (i.e. the pin corresponding to the port 2) are short-circuited, so that the level signal is pulled down; when the signals received by the port 1 and the port 3 are low-level signals, the short circuit occurs between the port 1 and the port 2, and the short circuit occurs between the port 3 and the port 2, so that the level signals at the pins corresponding to the port 1 and the port 3 are pulled down.
As still another alternative of the embodiment of the present application, determining a corresponding receiving port set based on an output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to an input signal type received by the receiving port set, includes:
Screening n second ports according to the output signal types of each group of port sets to obtain a receiving port set; wherein the second port is used for receiving signals;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
and determining a pin detection result corresponding to each group of port set according to the target port.
Specifically, after determining the type of the output signal of each port set, the receiving ports may be selected from n second ports, so as to obtain the receiving port set, where the second ports are different from the first ports (different in function and different in physical location), the second ports are mainly used for receiving signals, and the first ports are mainly used for transmitting signals.
It will be appreciated that the rules of screening may be, but are not limited to: the number of the output signal types of each group of port sets is determined to be the number of the high-level signal types, and then the high-level signal types are summed to obtain the number k of the ports for outputting the high-level signal in the first port, and k ports can be selected from n second ports to serve as receiving ports, wherein k is a positive integer not more than n.
It should be noted that the receiving ports still have a correspondence with each port set. For example, when the number of the output signal types in each port set is two, the k second ports are divided into two groups, and each group of second ports corresponds to each group of port set
Then, the receiving port receiving the low-level signal can be used as a target port corresponding to each group of port set, and the pin detection result can be judged according to the target port. The judging method is mainly determined according to the number of the first ports and the types of the corresponding output signals included in each port set, and may be, but not limited to, the judging method of the other embodiments described above.
Referring to fig. 2, fig. 2 shows an equivalent circuit diagram of a liquid crystal circuit when connected to a single chip microcomputer according to an embodiment of the present application.
As shown in fig. 2, the equivalent circuit diagram shows the pin level condition (corresponding to the case that each port set includes two first ports) after 6 pins are connected to the single chip microcomputer, but the number of pins actually connected and the corresponding level condition are not limited thereto.
The grounding condition in the figure is equivalent to the condition that the single chip microcomputer outputs a low-level signal to the pin of the main control board liquid crystal circuit, and the condition that the pin is connected to a power supply through a pull-up resistor (namely R1, R2 and R3) in the figure is equivalent to the condition that the single chip microcomputer outputs a high-level signal to the pin of the main control board liquid crystal circuit. The pull-up resistor is a resistor commonly used in electronic circuits, and is connected between a signal line and a positive electrode of a power supply (typically VCC or +3.3v, +5v, etc.), and has the main functions of: when the signal line is in an idle or high impedance state, the pull-up resistor pulls the signal line up to the supply voltage, ensuring that the signal line has a certain logic high level (typically 1 or logic TRUE).
It should be noted that VCC (Voltage Common Collector or Voltage Common Cathode) generally refers to the positive terminal of the power supply in an electronic circuit, that is, the supply voltage of the circuit in many Integrated Circuits (ICs) and circuit designs, VCC is a symbol used to identify the positive electrode of the power supply, and provides the dc voltage required for the circuit to operate, for example, in a single chip or other digital circuit, VCC generally refers to the voltage that supplies the chip, which may be +3.3v, +5v, or other voltage values depending on the circuit design and IC requirements. GND (Ground) in an electronic circuit refers to a common Ground or reference Ground, which is a common datum in the circuit, with all voltage measurements being made relative to GND.
Referring to fig. 3, fig. 3 is a schematic structural diagram of a self-checking device for a liquid crystal circuit of a main control board according to an embodiment of the application.
As shown in fig. 3, the self-checking device of the main control panel liquid crystal circuit at least includes a first processing module 301, a second processing module 302, and a third processing module 303, where:
The first processing module 301 is configured to divide the n first ports into m groups of port sets when it is detected that the n first ports are respectively connected to n pins of the liquid crystal circuit; wherein each port set comprises two or three first ports, and the first ports are used for outputting signals; wherein n is a positive integer greater than 1, and m is a positive integer less than n;
The second processing module 302 is configured to set a corresponding output signal type based on the number of the first ports included in each group of port sets, and output a signal to a pin corresponding to each group of port sets according to the output signal type;
and the third processing module 303 is configured to determine a corresponding receiving port set based on the output signal type of each group of port set, and determine a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set.
In some possible embodiments, after dividing the n first ports into m groups of port sets, before setting the corresponding output signal types based on the number of first ports included in each group of port sets, further comprising:
the first processing module 301 is specifically configured to:
Carrying out continuous numbering processing on the first ports contained in each group of port sets, and determining an odd port set and an even port set according to the result of the continuous numbering processing; wherein the odd port sets include all odd numbered first ports in each group of port sets, and the even port sets include all even numbered first ports in each group of port sets.
In some possible embodiments, each port set comprises two first ports;
Setting a corresponding output signal type based on the number of first ports included in each port set, including:
the second processing module 302 is specifically configured to:
Taking the low-level signal type as a first output signal type corresponding to the odd port set; and taking the high-level signal type as a second output signal type corresponding to the even port set;
And determining the output signal type corresponding to each port set according to the first output signal type and the second output signal type corresponding to the result of the serial numbering process.
In some possible embodiments, each port set comprises three first ports;
Setting a corresponding output signal type based on the number of first ports included in each port set, including:
the second processing module 302 is specifically configured to:
Taking the high-level signal type as a first output signal type corresponding to the odd port set, and taking the low-level signal type as a second output signal type corresponding to the even port set;
And determining the output signal type corresponding to each port set according to the first output signal type and the second output signal type corresponding to the result of the serial numbering process.
In some possible embodiments, determining a corresponding receiving port set based on the output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to the input signal type received by the receiving port set includes:
the third processing module 303 is specifically configured to:
Performing conversion processing on even port sets in each group of port sets, and taking the even port sets after conversion processing as corresponding receiving port sets;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
When the number of the target ports is zero, determining that two pins corresponding to the port set work normally;
when the number of the target ports is detected to be one, two pins corresponding to the port set are determined to form a short circuit.
In some possible embodiments, determining a corresponding receiving port set based on the output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to the input signal type received by the receiving port set includes:
the third processing module 303 is specifically configured to:
Carrying out conversion processing on odd port sets in each group of port sets, and taking the odd port sets after conversion processing as corresponding receiving port sets;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
When the number of the target ports is zero, determining that three pins corresponding to the port set work normally;
When the number of the target ports is detected to be one, determining that two pins corresponding to the target ports and ports adjacent to the target ports in the port set form a short circuit;
When the number of the target ports is detected to be two, determining that two pins corresponding to each target port and the ports adjacent to the target port in the port set form a short circuit.
In some possible embodiments, determining a corresponding receiving port set based on the output signal type of each group of port sets, and determining a pin detection result corresponding to each group of port sets according to the input signal type received by the receiving port set includes:
the third processing module 303 is specifically configured to:
Screening n second ports according to the output signal types of each group of port sets to obtain a receiving port set; wherein the second port is used for receiving signals;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
and determining a pin detection result corresponding to each group of port set according to the target port.
Referring to fig. 4, fig. 4 is a schematic structural diagram of a self-checking device of a liquid crystal circuit of a main control board according to an embodiment of the application.
As shown in fig. 4, the self-test device 400 of the main board liquid crystal circuit may include at least one processor 401, at least one network interface 404, a user interface 403, a memory 405, and at least one communication bus 402.
Wherein communication bus 402 may be used to facilitate communications among the various components described above.
The user interface 403 may comprise keys, and the optional user interface may also comprise a standard wired interface, a wireless interface, among others.
The network interface 404 may include, but is not limited to, a bluetooth module, an NFC module, a Wi-Fi module, and the like.
Wherein the processor 401 may include one or more processing cores. The processor 401 connects the various parts within the self-test device 400 of the entire main control panel liquid crystal circuit using various interfaces and lines, performs various functions and processes data of the self-test device 400 of the main control panel liquid crystal circuit by executing or executing instructions, programs, code sets or instruction sets stored in the memory 405, and calling data stored in the memory 405. Alternatively, the processor 401 may be implemented in at least one hardware form of DSP, FPGA, PLA. The processor 401 may integrate one or a combination of several of a CPU, GPU, modem, etc. The CPU mainly processes an operating system, a user interface, an application program and the like; the GPU is used for rendering and drawing the content required to be displayed by the display screen; the modem is used to handle wireless communications. It will be appreciated that the modem may not be integrated into the processor 401 and may be implemented by a single chip.
The memory 405 may include RAM or ROM. Optionally, the memory 405 includes a non-transitory computer readable medium. Memory 405 may be used to store instructions, programs, code sets, or instruction sets. The memory 405 may include a stored program area and a stored data area, wherein the stored program area may store instructions for implementing an operating system, instructions for at least one function (such as a touch function, a sound playing function, an image playing function, etc.), instructions for implementing the above-described various method embodiments, etc.; the storage data area may store data or the like referred to in the above respective method embodiments. The memory 405 may also optionally be at least one storage device located remotely from the aforementioned processor 401. As shown in fig. 4, a memory 405, which is a computer storage medium, may include an operating system, a network communication module, a user interface module, and a self-test application of a main control panel liquid crystal circuit.
Specifically, the processor 401 may be used to call a self-test application program of the main control panel liquid crystal circuit stored in the memory 405, and specifically perform the following operations:
When detecting that the n first ports are respectively connected with n pins of the liquid crystal circuit, dividing the n first ports into m groups of port sets; wherein each port set comprises two or three first ports, and the first ports are used for outputting signals; wherein n is a positive integer greater than 1, and m is a positive integer less than n;
Setting corresponding output signal types based on the number of the first ports contained in each port set, and outputting signals to pins corresponding to each port set according to the output signal types;
And determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set.
The present application also provides a computer readable storage medium having stored thereon a computer program which when executed by a processor performs the steps of the above method. The computer-readable storage medium may include, among other things, any type of disk including floppy disks, optical disks, DVDs, CD-ROMs, micro-drives, and magneto-optical disks, ROM, RAM, EPROM, EEPROM, DRAM, VRAM, flash memory devices, magnetic or optical cards, nanosystems (including molecular memory ICs), or any type of media or device suitable for storing instructions and/or data.
It should be noted that, for simplicity of description, the foregoing method embodiments are all described as a series of acts, but it should be understood by those skilled in the art that the present application is not limited by the order of acts described, as some steps may be performed in other orders or concurrently in accordance with the present application. Further, those skilled in the art will also appreciate that the embodiments described in the specification are all preferred embodiments, and that the acts and modules referred to are not necessarily required for the present application.
In the foregoing embodiments, the descriptions of the embodiments are emphasized, and for parts of one embodiment that are not described in detail, reference may be made to related descriptions of other embodiments.
In the several embodiments provided by the present application, it should be understood that the disclosed apparatus may be implemented in other manners. For example, the apparatus embodiments described above are merely illustrative, such as a division of units, merely a division of logic functions, and there may be additional divisions in actual implementation, such as multiple units or components may be combined or integrated into another system, or some features may be omitted, or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be through some service interface, device or unit indirect coupling or communication connection, electrical or otherwise.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed over a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional unit in the embodiments of the present application may be integrated in one processing unit, or each unit may exist alone physically, or two or more units may be integrated in one unit. The integrated units may be implemented in hardware or in software functional units.
The integrated units, if implemented in the form of software functional units and sold or used as stand-alone products, may be stored in a computer readable memory. Based on this understanding, the technical solution of the present application may be embodied essentially or in a part contributing to the prior art or in whole or in part in the form of a software product stored in a memory, comprising several instructions for causing a computer device (which may be a personal computer, a server or a network device, etc.) to perform all or part of the steps of the method of the various embodiments of the present application. And the aforementioned memory includes: a U-disk, a Read-Only Memory (ROM), a random access Memory (Random Access Memory, RAM), a removable hard disk, a magnetic disk, or an optical disk, or other various media capable of storing program codes.
Those of ordinary skill in the art will appreciate that all or a portion of the steps in the various methods of the above embodiments may be performed by hardware associated with a program that is stored in a computer readable memory, which may include: flash disk, read-Only Memory (ROM), random-access Memory (Random Access Memory, RAM), magnetic disk or optical disk, etc.
The above are merely exemplary embodiments of the present disclosure and are not intended to limit the scope of the present disclosure. That is, equivalent changes and modifications are contemplated by the teachings of this disclosure, which fall within the scope of the present disclosure. Embodiments of the present disclosure will be readily apparent to those skilled in the art from consideration of the specification and practice of the disclosure herein. This application is intended to cover any variations, uses, or adaptations of the disclosure following, in general, the principles of the disclosure and including such departures from the present disclosure as come within known or customary practice within the art to which the disclosure pertains. It is intended that the specification and examples be considered as exemplary only, with a scope and spirit of the disclosure being indicated by the claims.

Claims (10)

1. The self-checking method of the main control board liquid crystal circuit is characterized by comprising the following steps of:
when detecting that n first ports are respectively connected with n pins of a liquid crystal circuit, dividing the n first ports into m groups of port sets; wherein each group of port sets comprises two or three first ports, and the first ports are used for outputting signals; wherein n is a positive integer greater than 1, and m is a positive integer less than n;
Setting corresponding output signal types based on the number of the first ports contained in each group of port sets, and outputting signals to pins corresponding to each group of port sets according to the output signal types;
and determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set.
2. The method of claim 1, further comprising, after said dividing said n first ports into m sets of ports, before said determining a respective output signal type based on a number of first ports included in each of said sets of ports:
Carrying out continuous numbering treatment on the first ports contained in each group of port sets, and determining an odd port set and an even port set according to the result of the continuous numbering treatment; wherein the odd port sets comprise all odd numbered first ports in each group of port sets, and the even port sets comprise all even numbered first ports in each group of port sets.
3. The method of claim 2, wherein each group of the port sets comprises two first ports;
the determining the corresponding output signal type based on the number of the first ports included in each group of the port sets includes:
Taking the low-level signal type as a first output signal type corresponding to the odd port set; and taking the high-level signal type as a second output signal type corresponding to the even port set;
And determining the output signal type corresponding to each group of port set according to the first output signal type and the second output signal type corresponding to the result of the serial numbering process.
4. The method of claim 2, wherein each group of the port sets comprises three first ports;
the determining the corresponding output signal type based on the number of the first ports included in each group of the port sets includes:
taking a high-level signal type as a first output signal type corresponding to the odd port set, and taking a low-level signal type as a second output signal type corresponding to the even port set;
And determining the output signal type corresponding to each group of port set according to the first output signal type and the second output signal type corresponding to the result of the serial numbering process.
5. The method of claim 3, wherein determining a corresponding receiving port set based on the output signal type of each group of the port sets, and determining the pin detection result corresponding to each group of the port sets according to the input signal type received by the receiving port set, comprises:
performing conversion processing on the even port sets in each group of port sets, and taking the even port sets after conversion processing as corresponding receiving port sets;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
when the number of the target ports is zero, determining that two pins corresponding to the port set work normally;
And when the number of the target ports is detected to be one, determining that two pins corresponding to the port set form a short circuit.
6. The method of claim 4, wherein determining the corresponding receiving port set based on the output signal type of each group of the port sets, and determining the pin detection result corresponding to each group of the port sets according to the input signal type received by the receiving port set, comprises:
performing conversion processing on the odd port sets in each group of port sets, and taking the odd port sets after conversion processing as corresponding receiving port sets;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
When the number of the target ports is zero, determining that three pins corresponding to the port set work normally;
When the number of the target ports is detected to be one, determining that two pins corresponding to the target ports and ports adjacent to the target ports in the port set form a short circuit;
And when the number of the target ports is detected to be two, determining that two pins corresponding to each target port and the ports adjacent to the target port in the port set form a short circuit.
7. The method of claim 1, wherein determining a corresponding receiving port set based on the output signal type of each group of the port sets, and determining a pin detection result corresponding to each group of the port sets according to the input signal type received by the receiving port set, comprises:
screening n second ports according to the output signal types of each group of port sets to obtain a receiving port set; wherein the second port is used for receiving signals;
the port with the low-level signal type of the input signal type received in the receiving port set is used as a target port corresponding to each group of port set;
And determining a pin detection result corresponding to each group of port set according to the target port.
8. The utility model provides a self-checking device of main control board liquid crystal circuit which characterized in that includes:
The first processing module is used for dividing n first ports into m groups of port sets when detecting that the n first ports are connected with n pins of the liquid crystal circuit; each group of port set comprises at least two first ports, the first ports contained in each group of port set are all continuous ports, and the first ports are used for outputting signals; wherein n is a positive integer greater than 1, and m is a positive integer less than n;
The second processing module is used for determining corresponding output signal types based on the number of the first ports contained in each group of port sets and outputting pins corresponding to each group of port sets according to the output signal types;
and the third processing module is used for determining a corresponding receiving port set based on the output signal type of each group of port set, and determining a pin detection result corresponding to each group of port set according to the input signal type received by the receiving port set.
9. The self-checking device of the main control board liquid crystal circuit is characterized by comprising a processor and a memory;
The processor is connected with the memory;
the memory is used for storing executable program codes;
The processor runs a program corresponding to executable program code stored in the memory by reading the executable program code for performing the steps of the method according to any of claims 1-7.
10. A computer readable storage medium having stored thereon a computer program, characterized in that the computer readable storage medium has stored therein instructions which, when run on a computer or a processor, cause the computer or the processor to perform the steps of the method according to any of claims 1-7.
CN202410233470.6A 2024-03-01 2024-03-01 Self-checking method and device for liquid crystal circuit of main control board Pending CN117975839A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202410233470.6A CN117975839A (en) 2024-03-01 2024-03-01 Self-checking method and device for liquid crystal circuit of main control board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202410233470.6A CN117975839A (en) 2024-03-01 2024-03-01 Self-checking method and device for liquid crystal circuit of main control board

Publications (1)

Publication Number Publication Date
CN117975839A true CN117975839A (en) 2024-05-03

Family

ID=90865835

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202410233470.6A Pending CN117975839A (en) 2024-03-01 2024-03-01 Self-checking method and device for liquid crystal circuit of main control board

Country Status (1)

Country Link
CN (1) CN117975839A (en)

Similar Documents

Publication Publication Date Title
CN110658439B (en) Test method and system for protection circuit
CN110895916A (en) System for adaptively setting output resolution of LVDS (Low Voltage differential Signaling) interface
CN115904835A (en) Cable detection method and server
CN101556757A (en) Test circuit of display driving circuit
CN110597475A (en) Automatic switching control system and method for multi-network-port multi-host medical display
CN104900202B (en) A kind of method and device that driving liquid crystal display is shown
CN117975839A (en) Self-checking method and device for liquid crystal circuit of main control board
CN108733505A (en) Board information calibration method in place and device
CN103529285B (en) A kind of testing apparatus of automated detection PCIE device power consumption
CN109117299B (en) Error detecting device and method for server
CN107147864A (en) A kind of LVDS and USB interface adaptive approach
CN109933471A (en) Method, apparatus, computer readable storage medium are surveyed in Android device and its production
JP2010166248A (en) Communicating system
CN101872321A (en) Main board fault diagnosis card
US11842704B2 (en) Mainboard with at least two interfaces to boost performance for connecting different displays and the related device and method
US20140223236A1 (en) Device for testing a graphics card
CA1311313C (en) Peripheral repeater box
CN203535111U (en) Test device for PCIE device power consumption automation detection
CN113567834A (en) Small card circuit path testing method and device, computer equipment and storage medium
CN213814410U (en) Frequency converter control panel test equipment, system and electronic device
US20090138692A1 (en) Self describing line cards in network switch
JPS63188196A (en) Slit resistance switching circuit
CN113448781B (en) Test method, device and equipment of universal input/output interface
CN115640185A (en) Slot diagnosis card, slot diagnosis method and diagnosis system
CN112487738B (en) Signal control method, system, terminal and storage medium in board design stage

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination