CN117709260B - Chip design method and device, electronic equipment and readable storage medium - Google Patents

Chip design method and device, electronic equipment and readable storage medium Download PDF

Info

Publication number
CN117709260B
CN117709260B CN202410146610.6A CN202410146610A CN117709260B CN 117709260 B CN117709260 B CN 117709260B CN 202410146610 A CN202410146610 A CN 202410146610A CN 117709260 B CN117709260 B CN 117709260B
Authority
CN
China
Prior art keywords
target
template
file
code
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202410146610.6A
Other languages
Chinese (zh)
Other versions
CN117709260A (en
Inventor
任睿
唐丹
包云岗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Open Source Chip Research Institute
Original Assignee
Beijing Open Source Chip Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Open Source Chip Research Institute filed Critical Beijing Open Source Chip Research Institute
Priority to CN202410146610.6A priority Critical patent/CN117709260B/en
Publication of CN117709260A publication Critical patent/CN117709260A/en
Application granted granted Critical
Publication of CN117709260B publication Critical patent/CN117709260B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/337—Design optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00—Details relating to the type of the circuit
    • G06F2115/02—System on chip [SoC] design
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)

Abstract

The embodiment of the invention provides a chip design method, a chip design device, electronic equipment and a readable storage medium, and relates to the technical field of computers, wherein the method comprises the following steps: acquiring a target top-level template file and a configuration file template; the target top-level template file comprises top-level logic codes for realizing target design requirements; generating a target configuration file based on the configuration file template and at least two target modules; the target configuration file is used for recording module configuration information corresponding to at least two target modules; and generating target chip codes meeting target design requirements based on the target top-level template file and the target configuration file. In the embodiment of the invention, a user does not need to write codes manually, the whole chip design process is automatic, the chip design flow is simplified, the chip design complexity is reduced, and the chip design efficiency is improved on the premise of ensuring the chip design effect.

Description

Chip design method and device, electronic equipment and readable storage medium
Technical Field
The present invention relates to the field of computer technologies, and in particular, to a chip design method, a device, an electronic apparatus, and a readable storage medium.
Background
A System on Chip (SoC), also known as a System on Chip, is an integrated circuit that integrates a compute processor and other electronic systems into a single Chip.
In the design process of the system-in-chip, an engineer often writes codes manually according to design requirements to obtain SoC codes. However, because the connection relationship between each module in the SoC is complex and the parameters are numerous, the chip design time spent by manually writing the code is long and the chip design efficiency is low.
Disclosure of Invention
The embodiment of the invention provides a chip design method, a chip design device, electronic equipment and a readable storage medium, which can solve the problem of lower chip design efficiency in the related technology.
In order to solve the above problems, an embodiment of the present invention discloses a chip design method, which includes:
Acquiring a target top-level template file and a configuration file template; the target top-level template file comprises top-level logic codes for realizing target design requirements;
Generating a target configuration file based on the configuration file template and at least two target modules; the target configuration file is used for recording module configuration information corresponding to the at least two target modules;
And generating target chip codes meeting the target design requirements based on the target top-level template file and the target configuration file.
In another aspect, an embodiment of the present invention discloses a chip design apparatus, including:
The template acquisition module is used for acquiring a target top-level template file and a configuration file template; the target top-level template file comprises top-level logic codes for realizing target design requirements;
the file generation module is used for generating a target configuration file based on the configuration file template and at least two target modules; the target configuration file is used for recording module configuration information corresponding to the at least two target modules;
And the code generation module is used for generating target chip codes meeting the target design requirements based on the target top-layer template file and the target configuration file.
In still another aspect, the embodiment of the invention also discloses an electronic device, which comprises a processor, a memory, a communication interface and a communication bus, wherein the processor, the memory and the communication interface complete communication with each other through the communication bus; the memory is used for storing executable instructions which enable the processor to execute the chip design method.
The embodiment of the invention also discloses a readable storage medium, which enables the electronic equipment to execute the chip design method when the instructions in the readable storage medium are executed by the processor of the electronic equipment.
The embodiment of the invention has the following advantages:
The embodiment of the invention provides a chip design method, which can be used for generating a target configuration file based on a configuration file template and at least two target modules by acquiring a target top layer template file and a configuration file template, and automatically generating a target chip code meeting target design requirements based on the target top layer template file and the target configuration file. In the embodiment of the invention, a user does not need to write codes manually, the whole chip design process is automatic, the chip design flow is simplified, the chip design complexity is reduced, and the chip design efficiency is improved on the premise of ensuring the chip design effect.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed in the description of the embodiments of the present invention will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flow chart of steps of an embodiment of a chip design method of the present invention;
FIG. 2 is a flowchart illustrating steps of an embodiment of a chip design method according to the present invention;
FIG. 3 is a block diagram of an embodiment of a chip design apparatus of the present invention;
Fig. 4 is a block diagram of an electronic device for chip design according to an example of the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are some, but not all embodiments of the invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The terms first, second and the like in the description and in the claims, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used may be interchanged, as appropriate, such that embodiments of the present invention may be implemented in sequences other than those illustrated or described herein, and that the objects identified by "first," "second," etc. are generally of a type, and are not limited to the number of objects, such as the first object may be one or more. Furthermore, the term "and/or" as used in the specification and claims to describe an association of associated objects means that there may be three relationships, e.g., a and/or B, may mean: a exists alone, A and B exist together, and B exists alone. The character "/" generally indicates that the context-dependent object is an "or" relationship. The term "plurality" in embodiments of the present invention means two or more, and other adjectives are similar.
Method embodiment
Referring to fig. 1, a flowchart illustrating steps of an embodiment of a chip design method of the present invention is shown, and the method may specifically include the steps of:
Step 101, acquiring a target top-level template file and a configuration file template; the target top-level template file comprises top-level logic codes for realizing target design requirements;
102, generating a target configuration file based on the configuration file template and at least two target modules; the target configuration file is used for recording module configuration information corresponding to the at least two target modules;
and step 103, generating a target chip code based on the target top-level template file and the target configuration file.
In the embodiment of the invention, the target top-level template file comprises top-level logic codes for realizing target design requirements. The target top-level template file may be obtained by rewriting a determined and executable preset top-level code file based on preset rules. The preset top-level code file is determined and executable chip code, such as SoC code, and may be verilog code. verilog is a hardware description language that describes the structure and behavior of digital system hardware in text form, and may represent logic circuit diagrams, logic expressions, and logic functions performed by a digital logic system. Illustratively, the preset top-level code file in the embodiment of the present invention may include basic components of the generic SoC chip and necessary supporting tools, such as UART, QSPI, chipLink, VGA and SDRAM, and may further include some basic interface components. The preset rule may be a design specification of the target code language, and specifically may include a code writing specification and a template engine specification of the target code language, where the process of writing the preset top-level code file needs to conform to the code writing specification and the template engine specification. And (3) rewriting the preset top-level code file based on a preset rule to obtain a top-level logic code for generating the target chip code, namely the target top-level template file.
SoC (System on Chip), i.e., a system-on-chip, also known as a system-on-chip, means that it is a product that is an integrated circuit with dedicated targets, containing the entire system and having embedded software. The configuration of the system-on-chip may include a system-on-chip control logic module, a microprocessor/microcontroller core module, a Digital Signal Processing (DSP) module, an embedded memory module, a port module for communicating with the outside, an analog front end module including an analog-to-digital converter/digital-to-analog converter (Analog to Digital Converter/Digital to Analog Converter, ADC/DAC), a power supply and power management module, and the like. It can be understood that the chip design method provided by the embodiment of the invention is used for designing the SoC chip, and correspondingly, the target chip code in the embodiment of the invention is the SoC code.
In order to further improve the chip design efficiency, a configuration file template may be predefined, where the configuration file template may include module information and configuration parameter information of the module.
It should be noted that, the target module (or module) in the embodiment of the present invention refers to IP (Intellectual Property) in a chip, that is, an integrated circuit module with intellectual property, which may also be referred to as an IP Core (IP Core), and is a mature design of a circuit module with an independent function in the chip, and the circuit module design may be applied to other chip design projects including the circuit module, so as to reduce design workload, shorten design period, and improve success rate of chip design. An IP core may also be understood as an intermediate component of a chip design.
Illustratively, the target module may be an IP selected by the user from a preset IP library to be integrated in the SoC chip, and may include, but is not limited to: core module, peripheral hardware module and storage module etc.. The Core modules may include RISC-V processor cores (RISC-V cores), and the like; the peripheral modules may include Universal Asynchronous Receiver Transmitter (UART), integrated circuit bus (Inter-INTEGRATED CIRCUIT, I2C), serial Peripheral Interface (SPI), etc.; the Memory module may include a static random access Memory (Static Random Access Memory, SRAM), a dynamic random access Memory (Dynamic Random Access Memory, DRAM), a Read-Only Memory (ROM), and the like. The different target modules have different functions and different applicable fields, and at least two target modules meeting the design requirements of the user can be determined according to the design requirements of the user.
Or the target module may be the self-developed IP of the user. It will be appreciated that if a user were to generate SoC codes based on self-lapping IP, it would be necessary to provide the IP design codes and configuration parameters of the self-lapping IP. IP design code refers to HDL text, such as Register-TRANSFER LEVEL, RTL code, of a circuit module designed in hardware description language (Hardware Description Language, HDL) with independent functions. The configuration parameters are used for reflecting the integration requirements corresponding to the self-research IP of the user, and specifically can comprise the parameters corresponding to the IP core, the interface protocol, the signal mapping relation, the bit width requirements and the like which need to be integrated.
The target configuration file is used for recording module configuration information corresponding to the at least two target modules, for example, the target configuration file may include module information of the target module, association information between the target module and other modules, and the like. The module information of the target module may include a module name or a module identifier of the target module, interface information (including input interface input, output interface output, and bidirectional interface in/output, etc.), configuration parameters (such as interface protocol, signal mapping relation, bit width requirement, etc.), and module start information (including a port list corresponding to the target module and a module name of the target module, etc.). The association information is used for reflecting the connection relation and the time sequence relation between the target module and other modules.
In the embodiment of the invention, the target configuration file can be generated by a template engine based on a predefined configuration file template and at least two target modules. For example, the module names or module identifications corresponding to at least two target modules may be determined first, then the module information and the associated information corresponding to the target modules are obtained based on the module names or the module identifications, and further the required target configuration file is rendered through the template engine based on the predefined configuration file template, the module information and the associated information corresponding to the at least two target modules. The template engine is a general tool for generating output text (such as an HTML web page, an email, a configuration file, source code, etc.) based on templates and parameter data. The template engine can separate the program implementation interface from data, separate the service code from the logic code, effectively improve the code development efficiency, and facilitate code reuse through the design of the template code. Illustratively, the Python template engine may include Mako, jinja, etc.
Finally, based on the target top-level template file and the target configuration file, a target chip code meeting the target design requirement can be generated. The target chip code may include RTL codes of respective functional modules on the SoC chip, such as a functional code corresponding to a core (core), a code corresponding to an interrupt module, a code corresponding to a clock module, and so on. For example, the IP design code corresponding to the target module may be inserted into the target top-level template file based on the target configuration file, to obtain the target chip code. For example, signals with mapping relation between the target module and other modules in the target top-level template file can be renamed according to the signal mapping relation between the target module and other modules in the target top-level template file, and interface conversion is performed on interface components in the target module based on an interface protocol, so that the interface components are adapted to the interface components in the target top-level template file. In addition, the target module and the target top template file can be subjected to bit width matching based on bit width requirements, and the like.
The embodiment of the invention provides a chip design method, which can be used for generating a target configuration file based on a configuration file template and at least two target modules by acquiring a target top layer template file and a configuration file template, and automatically generating a target chip code meeting target design requirements based on the target top layer template file and the target configuration file. In the embodiment of the invention, a user does not need to write codes manually, the whole chip design process is automatic, the chip design flow is simplified, the chip design complexity is reduced, and the chip design efficiency is improved on the premise of ensuring the chip design effect.
In an alternative embodiment of the present invention, step 101 of obtaining the target top-level template file may include the following steps:
step S11, dividing a preset top-level code file to obtain a first code sub-file and a second code sub-file; the first code sub file is a chip code for realizing a general function; the second code subfile is a chip code for realizing a specific function;
And step S12, based on the design specification of the target code language, rewriting the first code subfile and the second code subfile, and determining a target top template file.
In the embodiment of the present invention, the preset top-level code file may be an executable top-level code file written in advance, for example, an executable top-level verilog code written by an encoding engineer. The preset top-level code file comprises a first code sub-file corresponding to a general module for realizing a general function and a second code sub-file corresponding to a special module for realizing a specific function. The first code sub-file can include code content with similar format and content in the chip design process of different fields. In general, the first code subfile may be a chip code (SoC code) that is commonly used in a chip design process. By way of example, the general functions may include storage, communication, and the like, and the general modules may be modules for implementing the storage function, modules for implementing the communication function, and the like. The second code subfile may include code contents corresponding to a specific module designed based on different design requirements or design requirements of different chip design fields for implementing a specific function. It is understood that in the chip design process, the specific code content written in the adaptive design according to different design requirements or design requirements in different chip design fields can be divided into the second code subfiles. For example, the specific function may be a bluetooth function, and accordingly, the specific module may be a bluetooth module. Wherein, the first code subfiles for realizing the general functions in the top-level code files of different chip design fields may be the same, and the second code subfiles for realizing the specific functions in the top-level code files of different chip design fields may be different.
Dividing a first code sub-file and a second code sub-file in a preset top-level code file, and rewriting the first code sub-file and the second code sub-file based on design specifications of the first code sub-file, the second code sub-file and the target code language, which are obtained by dividing, so as to obtain a target top-level template file. For example, a first code subfile may be rewritten to a first template statement conforming to a design specification of the target code language and a second code subfile may be rewritten to a second template statement conforming to the design specification of the target code language, respectively. And determining the rewritten preset top-level code file as a target top-level template file.
In the embodiment of the invention, the target top-level template file is determined by taking the preset top-level code file which is determined in advance and can be executed as a standard and rewriting the first code sub-file and the second code sub-file in the preset top-level code file, and the target top-level template file can be rewritten into a universal target top-level template file based on the code content of the preset top-level code file, so that the automatic design of the SoC chip can be realized directly based on the target top-level template file in the chip design process.
Optionally, step 102 generates a target profile based on the profile template and at least two target modules, and may include the steps of:
step S21, receiving first operation information input by a user;
Step S22, determining at least two target modules selected by the user based on the first operation information;
Step S23, based on the at least two target modules, module codes corresponding to the at least two target modules and module connection information of the at least two target modules and other modules are obtained from a preset module library;
And step S24, rendering the configuration file template by using a configuration file generator based on the module codes corresponding to the at least two target modules and the module connection information to obtain the target configuration file.
In the embodiment of the invention, the first operation information input by the user and corresponding to the interactive operation can be received through the interactive operation generated by the user on the interactive interface, wherein the mode of the module input information can be words, voices and the like, and the embodiment of the invention is not limited to the words, voices and the like. The interaction modes of the interaction operations generated by the user on the interaction interface include, but are not limited to: input operation, click operation, slide operation, and the like. The first operation information may be determined based on the target design requirement, and may include module names corresponding to at least two target modules on the chip that are desired to be generated. And receiving first operation information input by a user, analyzing and processing based on the first operation information, and determining at least two target modules.
For example, the at least two target modules and the module connection information of the at least two target modules with other modules may include:
ip: uart, spi_device, rv_core, ip_module1, ip_module2, etc.
Connect：uart.input1-ip_module1.output1
spi_device.input2 -ip_module2.output2
Wherein, IP is used for representing the target module; uart is used to represent the target module "universal asynchronous receiver transmitter"; the spi_device is used for representing a target module of 'serial peripheral interface'; rv_core is used to represent the target module "RISC-V processor core"; ip_module1 is used to represent "target module 1"; ip_module2 is used to represent "target module 2". The uart.input1-ip_module1.output1 is used for indicating that the universal asynchronous receiver transmitter input interface 1 is connected with the output interface 1 of the target module 1; the spi_device.input2-ip_module2.output2 is used to indicate that the input interface 2 of the serial peripheral interface is connected to the output interface 2 of the target module2.
As an example, the preset module library may be an IP library, and the preset module library may include module configuration information corresponding to each module. The module configuration information may include a module code corresponding to each module, interface information of at least two target modules (including input interface, output interface, bidirectional interface inoutput, etc.), configuration parameter information, and module start information (including a port list corresponding to a module, a module name of a module, etc.), and association information between each module. The module code may be an RTL code, and the association information may include connection relations of different ports between the modules. The module configuration information corresponding to each module in the preset module library can be predefined by the user according to the design requirement and the design requirement. The module codes and the module configuration information of all the modules in the preset module library are correspondingly stored. For example, the related information of the modules in the preset module library may be stored in the form of key value pairs. For any module, the module name of the module can be used as a main key, and the module configuration information such as the module code corresponding to the module can be used as a key value for corresponding storage.
Based on the module name or the module identifier of the target module, the module configuration information corresponding to at least two target modules can be searched in a preset module library, for example, the module configuration information can include module codes corresponding to the target modules and module connection information of at least two target modules and other modules. The other modules may be at least two target modules, or may be other modules integrated in the SoC chip except for the at least two target modules.
After the module codes and the module connection information corresponding to the at least two target modules are determined, rendering the configuration file template based on the module codes and the module connection information corresponding to the at least two target modules, and thus obtaining the target configuration file. The object configuration file may include a top layer name, interface information (including input interface input, output interface output, and bidirectional interface in/output, etc.), and at least two object modules that need to be integrated. The target profile may be in json format or hjson format, i.e., the target profile may be json profile or hjson profile. It will be appreciated that the embodiments of the present invention do not limit the form of the target profile. And rendering the configuration file template into a target configuration file based on the module codes and the module configuration information corresponding to the at least two target modules through the configuration file generator. The configuration file generator may be a SoC TOP configuration file generator, and the configuration file generator may be a template engine.
By way of example, the target profile may be:
{
###########main module info##########################
"topname":"top"
"input":[ 'clk,'' rst n,'' [2:0] key in,'miso."]
"output":['output [31:0] out1;']
"wire":['wire [31:0] line1']
"ip_module":
['testname' #(.A(a).B(b))' 'u_testname( ' '.clk(clk)'' .rst(rst)' '.in(in)' '.out(line1)'');'
'testname1' '#(.C(a).D(b))' 'u_testname1( ' ' .clk1(ck)'' .rst1(rst) ' '.in(line1) '' .out(out)'');'
}
According to the embodiment of the invention, the target configuration file meeting the design requirement of the user can be automatically determined based on the module input information and the configuration file template by receiving the module input information input by the user, so that the acquisition efficiency of the target configuration file and the convenience of chip design are improved.
Optionally, step 103 generates a target chip code that meets the target design requirement based on the target top-level template file and the target configuration file, and may include the following steps:
And S31, inputting the target configuration file and the target top-level template file into a chip code generator.
And step S32, rendering the target top template file based on the target configuration file through the chip code generator to obtain the target chip code.
In the embodiment of the invention, after the target configuration file and the target top-level template file are determined, a chip code generator (SoC generator) can be utilized to generate target chip codes, specifically, the target configuration file and the target top-level template file can be input into the chip code generator, and the chip code generator can render the target top-level template file based on the target configuration file to generate final target chip codes. The chip code generator may be a template engine, for example, a Python template engine or a java template engine, where the Python template engine specifically may include: mako, jinja2, etc., the java template engine may specifically include: velocity, freemaker, etc. For example, the target top-level template file may use a special placeholder identifier expression and a code block, and the chip code generator may replace the placeholder included in the target top-level template file based on the parameter information in the target configuration file in the process of generating the target chip code, that is, in the actual process of generating the target chip code, the target top-level template file needs to be subjected to template parsing and template rendering, where the special placeholder included in the target top-level template file is replaced with an actual value representing the corresponding parameter configuration data.
In the embodiment of the invention, the target configuration file and the target top-layer template file are input into the chip code generator, so that the target chip code is automatically generated based on the parameter rendering mode, the chip design time is reduced, and the integration efficiency of SoC top-layer integration is improved.
Optionally, step S24 uses a configuration file generator to render the configuration file template based on the module codes corresponding to the at least two target modules and the module connection information, so as to obtain the target configuration file, and may include the following steps:
step S41, determining the position of the parameter to be rendered based on a preset identifier in the configuration file template;
And step S42, performing parameter rendering on the parameter position to be rendered based on the module codes corresponding to the at least two target modules and the module connection information to obtain the target configuration file.
In the embodiment of the invention, the preset identifier is arranged in the configuration file template, and the preset identifier occupies a space in the configuration file template and is particularly used for indicating the position of the code needing parameter rendering in the configuration file template, so that the code needing parameter rendering can be represented by the preset identifier when the configuration file template is predefined. Accordingly, in the process of generating the target configuration file, the position of the parameter to be rendered needs to be determined based on the preset identifier in the configuration file template, and the position of the parameter to be rendered is used for representing the code part, which needs to be filled with specific parameter content, in the configuration file template. The parameter position to be rendered can be determined by analyzing according to grammar by a configuration file generator, and parameter rendering is carried out on the parameter position to be rendered based on module codes and module connection information corresponding to at least two target modules, for example, the module codes and the module connection information corresponding to the at least two target modules are respectively filled into the parameter position to be rendered according to grammar logic, so that a target configuration file is obtained.
In the embodiment of the invention, the target configuration file is obtained by filling the module codes and the module connection information corresponding to at least two target modules into the positions of the parameters to be rendered, and the target configuration file can be quickly determined by combining the configuration file template, so that the determination efficiency of the target configuration file is improved.
Optionally, step S12 rewrites the first code subfile and the second code subfile based on the design specification of the target code language, and determines the target top-level template file, which may include the steps of:
Step S51, generating a first template sentence which accords with the design specification of the target code language based on a first code sub-file in the preset top-level code file;
Step S52, a second code subfile in the preset top-level code file is rewritten into a second template sentence which accords with the design specification of the target code language, and a template engine sentence corresponding to the second template sentence is generated; the template engine statement is used for indicating whether the code corresponding to the second template statement is generated in the process of generating the target chip code.
In the embodiment of the invention, the preset top-level code file is a determined executable SoC code, the code content in the preset top-level code file can be carded, key code content, such as key code lines and parameter information, in the preset top-level code file is extracted, and a target top-level template file which accords with the design specification of a target code language is written through a template engine based on the key code content. The preset top code file may include a code corresponding to a general module, i.e., a first code sub-file, and a code corresponding to a special module, i.e., a second code sub-file, where the general module refers to a common module that needs to be included in an SoC chip to implement a general function in a chip design process in different chip design fields, for example: universal Asynchronous Receiver Transmitter (UART), integrated circuit bus (Inter-INTEGRATED CIRCUIT, I2C), serial Peripheral Interface (SPI), and other universal modules. The special module refers to a non-universal module designed in the SoC chip to realize a specific function according to the difference of the design requirements in the process of chip design according to the chip design requirements in different chip design fields.
And utilizing a template engine to rewrite the first code sub-file with a corresponding template sentence conforming to the design specification of the target code language so as to determine the first template sentence. Illustratively, the template engine may be SoC.
Aiming at a second code subfile in a preset top-level code file, due to the differences of different chip design fields and different chip design requirements, when a template engine is utilized to rewrite the second code subfile by using a template sentence conforming to the design specification of the target code language, a template engine sentence corresponding to the second template sentence can be generated while the second template sentence is generated. The template engine statement may be a statement for controlling a program flow, specifically, when generating the target chip code based on the target top-level template file and the target configuration file, the template engine statement may be used to indicate whether a SoC code of a second template statement corresponding to the template engine statement needs to be generated in a process of generating the target chip code, and the template engine statement may control a code generation process of the target chip code. The template engine statements may be Python code, including conditional statements (e.g., if/else), loop statements (e.g., while and for), or other types of template engine statements (e.g., try/except), and so forth. For example: in the process of generating the target chip code, when a template engine statement in a target top-level template file is a conditional statement (for example, if/else), judging the condition corresponding to the template engine statement first and then determining whether to execute a corresponding second template statement; when the template engine statement in the target top-level template file is a loop statement (e.g., while and for), it is necessary to determine whether loop execution is required, and then execute the corresponding second template statement. Illustratively, in the target top-level template file, "%" may be used to mark the beginning and end of the template engine statements. Specifically, in the case where the template engine sentence characterizes the end of the flow control, "% end < name >" may be used as a control terminator (end mark of the template engine sentence), where "< name >" may reserve a word for Python of the template engine sentence.
For example, assuming that an if statement is included in the target top-level template file, when generating the target chip code, the chip code generator needs to make grammar judgment based on the if statement, if it is judged that a second template statement in a certain specific field needs to be added, parameter rendering corresponding to the part of the second template statement corresponding to the template engine statement is executed, so as to generate a corresponding SoC code; otherwise, the part of the second template sentence can be skipped, and parameter rendering is not performed.
Illustratively, the target top-level template file may be:
module top_${top["name"]} #(
// Manually defined parameters
% if not lib. Is_rom_ctrl (top [ "module" ]) # template engine statement
parameter BootRomInitFile = "",
% endif
// Auto-inferred parameters
% for m in top["module"]:
% if not lib.is_inst(m):
<% continue %>
% endif
The content between "%" is the template engine statement in the target top-level template file.
Optionally, the embodiment of the invention further comprises the following steps:
Step S61, generating and displaying a template recommendation interface; the template recommendation interface is used for displaying at least two top-level template files to a user;
step S62, receiving second operation information input by the user;
And step S63, determining a target top-level template file which is selected by the user from the at least two top-level template files and meets the target design requirement based on the second operation information.
In the embodiment of the invention, different chip design fields can correspond to different design requirements, at least two top-layer template files can be predefined in advance based on the different design requirements, and each top-layer template file is also configurable, namely, some parameters in the top-layer template files can be set according to different SoC chips. The modules contained in different top-level template files are different, the functions which can be realized are different, and the applicable application fields are different. Under the condition that the target design requirement of the chip is determined, a user can select a target top-level template file meeting the target design requirement from at least two pre-defined top-level template files.
As an example, at least two top-level template files may be presented to a user based on the template recommendation interface, second operation information corresponding to an interactive operation performed by the user on the template recommendation interface is received, and a target top-level template file selected by the user from the at least two top-level template files and meeting a target design requirement is determined. The user can select the template through the template recommendation interface, and under the condition that second operation information input by the user is received, the target top-level template file is determined.
In one possible implementation manner, different top-level template files can be set according to different chip design fields, and target top-level template files meeting target design requirements are selected according to actual target design requirements; the method can also obtain executable preset top-level code files in different chip design fields in advance, extract the same parts in each preset top-level code file based on a plurality of executable preset top-level code files, rewrite the same parts to obtain first template sentences, respectively set a plurality of groups of second template sentences and template engine sentences in different parts in each preset top-level code file, and determine target top-level template files based on the first template sentences, the plurality of groups of second template sentences and corresponding template engine sentences.
In the embodiment of the invention, a plurality of top-layer template files are predefined, and the target top-layer template files meeting the target design requirements are selected according to the target design requirements and applied to the subsequent chip design process, so that comprehensive and diversified top-layer template files are provided for meeting different chip design fields, namely different chip design requirements, and the universality of the chip design method in the embodiment of the invention is improved.
Exemplary, an embodiment of the present invention provides a flowchart of specific steps of a chip design method, as shown in fig. 2, where a preset module library includes module configuration information corresponding to a plurality of modules, where the plurality of modules include a Universal Asynchronous Receiver Transmitter (UART), a processor core (e.g., RISC-V processor core), an integrated circuit bus (Inter-INTEGRATED CIRCUIT, I2C), a Serial Peripheral Interface (SPI), and so on. And determining module codes and module connection information corresponding to at least two target modules from a preset module library, and obtaining a target configuration file based on a configuration file generator. And inputting the target configuration file and the target top template file into a chip code generator to obtain a target chip code.
In summary, the embodiment of the invention provides a chip design method, which can obtain a target top-layer template file and a configuration file template, generate a target configuration file based on the configuration file template and at least two target modules, and automatically generate a target chip code meeting target design requirements based on the target top-layer template file and the target configuration file. In the embodiment of the invention, a user does not need to write codes manually, the whole chip design process is automatic, the chip design flow is simplified, the chip design complexity is reduced, and the chip design efficiency is improved on the premise of ensuring the chip design effect.
It should be noted that, for simplicity of description, the method embodiments are shown as a series of acts, but it should be understood by those skilled in the art that the embodiments are not limited by the order of acts, as some steps may occur in other orders or concurrently in accordance with the embodiments. Further, those skilled in the art will appreciate that the embodiments described in the specification are presently preferred embodiments, and that the acts are not necessarily required by the embodiments of the invention.
Device embodiment
Referring to fig. 3, which shows a block diagram of a chip design apparatus of the present invention, the apparatus 20 may specifically include:
the template acquisition module 201 is configured to acquire a top-level template file and a configuration file template of a target; the target top-level template file comprises top-level logic codes for realizing target design requirements;
A file generating module 202, configured to generate a target configuration file based on the configuration file template and at least two target modules; the target configuration file is used for recording module configuration information corresponding to the at least two target modules;
And the code generating module 203 is configured to generate a target chip code that meets the target design requirement based on the target top-level template file and the target configuration file.
Optionally, the file generation module 202 includes:
The first receiving module is used for receiving first operation information input by a user;
A first determining module for determining at least two target modules selected by the user based on the first operation information;
the first acquisition module is used for acquiring module codes corresponding to the at least two target modules and module connection information of the at least two target modules and other modules from a preset module library based on the at least two target modules;
and the first rendering module is used for rendering the configuration file template by using a configuration file generator based on the module codes corresponding to the at least two target modules and the module connection information to obtain the target configuration file.
Optionally, the first rendering module includes:
the second determining module is used for determining the position of the parameter to be rendered based on the preset identifier in the configuration file template;
And the first rendering sub-module is used for performing parameter rendering on the parameter position to be rendered based on the module codes corresponding to the at least two target modules and the module connection information to obtain the target configuration file.
Optionally, the code generation module 203 includes:
the first input module is used for inputting the target configuration file and the target top-level template file into a chip code generator;
And the second rendering sub-module is used for rendering the target top-layer template file based on the target configuration file through the chip code generator to obtain the target chip code.
Optionally, the template obtaining module 201 includes:
The first dividing module is used for dividing a preset top-level code file to obtain a first code sub-file and a second code sub-file; the first code sub file is a chip code for realizing a general function; the second code subfile is a chip code for realizing a specific function;
And the first rewriting module is used for rewriting the first code subfile and the second code subfile based on the design specification of the target code language, and determining a target top template file.
Optionally, the first rewrite module includes:
The first generation module is used for generating a first template statement conforming to the design specification of the target code language based on a first code sub-file in the preset top-level code file;
The second generation module is used for rewriting a second code subfile in the preset top-level code file into a second template sentence which accords with the design specification of the target code language, and generating a template engine sentence corresponding to the second template sentence; the template engine statement is used for indicating whether the code corresponding to the second template statement is generated in the process of generating the target chip code.
Optionally, the apparatus 20 may specifically further include:
The third generation module is used for generating and displaying a template recommendation interface; the template recommendation interface is used for displaying at least two top-level template files to a user;
The second receiving module is used for receiving second operation information input by the user;
And the third determining module is used for determining a target top-level template file which is selected by the user from the at least two top-level template files and meets the target design requirement based on the second operation information.
In summary, the embodiment of the invention provides a chip design device, which is used for obtaining a target top-layer template file and a configuration file template, generating a target configuration file based on the configuration file template and at least two target modules, and automatically generating a target chip code meeting target design requirements based on the target top-layer template file and the target configuration file. In the embodiment of the invention, a user does not need to write codes manually, the whole chip design process is automatic, the chip design flow is simplified, the chip design complexity is reduced, and the chip design efficiency is improved on the premise of ensuring the chip design effect.
For the device embodiments, since they are substantially similar to the method embodiments, the description is relatively simple, and reference is made to the description of the method embodiments for relevant points.
In this specification, each embodiment is described in a progressive manner, and each embodiment is mainly described by differences from other embodiments, and identical and similar parts between the embodiments are all enough to be referred to each other.
The specific manner in which the various modules perform the operations in relation to the processor of the above-described embodiments have been described in detail in relation to the embodiments of the method and will not be described in detail herein.
Referring to fig. 4, a block diagram of an electronic device for chip design according to an embodiment of the present invention is shown. As shown in fig. 4, the electronic device includes: the device comprises a processor, a memory, a communication interface and a communication bus, wherein the processor, the memory and the communication interface complete communication with each other through the communication bus; the memory is used for storing executable instructions that cause the processor to execute the chip design method of the foregoing embodiment.
The Processor may be a CPU (Central Processing Unit ), general purpose Processor, DSP (DIGITAL SIGNAL Processor ), ASIC (Application SPECIFIC INTEGRATED Circuit), FPGA (Field Programmable GATE ARRAY ) or other editable device, transistor logic device, hardware component, or any combination thereof. The processor may also be a combination that performs the function of a computation, e.g., a combination comprising one or more microprocessors, a combination of a DSP and a microprocessor, etc.
The communication bus may include a path to transfer information between the memory and the communication interface. The communication bus may be a PCI (PERIPHERAL COMPONENT INTERCONNECT, peripheral component interconnect standard) bus or an EISA (Extended Industry Standard Architecture ) bus, or the like. The communication bus may be classified into an address bus, a data bus, a control bus, and the like. For ease of illustration, only one line is shown in fig. 4, but not only one bus or one type of bus.
The Memory may be a ROM (Read Only Memory) or other type of static storage device that can store static information and instructions, a RAM (Random Access Memory ) or other type of dynamic storage device that can store information and instructions, an EEPROM (ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY ), a CD-ROM (Compact Disc Read Only Memory, compact disc Read Only Memory), a magnetic tape, a floppy disk, an optical data storage device, and the like.
Embodiments of the present invention also provide a non-transitory computer-readable storage medium, which when executed by a processor of an electronic device (server or terminal), enables the processor to perform the chip design method shown in fig. 1.
In this specification, each embodiment is described in a progressive manner, and each embodiment is mainly described by differences from other embodiments, and identical and similar parts between the embodiments are all enough to be referred to each other.
It will be apparent to those skilled in the art that embodiments of the present invention may be provided as a method, apparatus, or computer program product. Accordingly, embodiments of the present invention may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, embodiments of the invention may take the form of a computer program product on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, etc.) having computer-usable program code embodied therein.
Embodiments of the present invention are described with reference to flowchart illustrations and/or block diagrams of methods, terminal devices (systems), and computer program products according to embodiments of the invention. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing terminal device to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing terminal device, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
While preferred embodiments of the present invention have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. It is therefore intended that the following claims be interpreted as including the preferred embodiment and all such alterations and modifications as fall within the scope of the embodiments of the invention.
Finally, it is further noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or terminal that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or terminal. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or terminal device that comprises the element.
The foregoing describes in detail a memory access method, apparatus, electronic device and readable storage medium provided by the present invention, and specific examples are applied to illustrate the principles and embodiments of the present invention, and the above description of the examples is only used to help understand the method and core idea of the present invention; meanwhile, as those skilled in the art will have variations in the specific embodiments and application scope in accordance with the ideas of the present invention, the present description should not be construed as limiting the present invention in view of the above.

Claims (10)

1. A method of chip design, the method comprising:
Acquiring a target top-level template file and a configuration file template; the target top-level template file comprises top-level logic codes for realizing target design requirements, the target top-level template file is obtained by rewriting a determined and executable preset top-level code file based on preset rules, the preset top-level code file comprises basic components and necessary supporting tools of a general SOC chip, and the preset rules are design specifications of target code languages; the configuration file template comprises module information and configuration parameter information of a module, wherein the module is a mature design of a circuit module with an independent function;
Generating a target configuration file based on the configuration file template and at least two target modules; the target configuration file is used for recording module configuration information corresponding to the at least two target modules;
And generating target chip codes meeting the target design requirements based on the target top-level template file and the target configuration file.
2. The method of claim 1, wherein generating a target profile based on the profile template and at least two target modules comprises:
Receiving first operation information input by a user;
Determining at least two target modules selected by the user based on the first operation information;
Based on the at least two target modules, module codes corresponding to the at least two target modules and module connection information of the at least two target modules and other modules are obtained from a preset module library;
and rendering the configuration file template by using a configuration file generator based on the module codes corresponding to the at least two target modules and the module connection information to obtain the target configuration file.
3. The method according to claim 2, wherein the rendering the profile template with the profile generator based on the module codes corresponding to the at least two target modules and the module connection information to obtain the target profile includes:
determining a parameter position to be rendered based on a preset identifier in the configuration file template;
And carrying out parameter rendering on the parameter position to be rendered based on the module codes corresponding to the at least two target modules and the module connection information to obtain the target configuration file.
4. The method of claim 1, wherein generating the target chip code that meets the target design requirement based on the target top-level template file and the target configuration file comprises:
Inputting the target configuration file and the target top template file into a chip code generator;
And rendering the target top-level template file based on the target configuration file through the chip code generator to obtain the target chip code.
5. The method of claim 1, wherein the obtaining the target top-level template file comprises:
Dividing a preset top-level code file to obtain a first code sub-file and a second code sub-file; the first code sub file is a chip code for realizing a general function; the second code subfile is a chip code for realizing a specific function;
And based on the design specification of the target code language, rewriting the first code subfile and the second code subfile to determine a target top template file.
6. The method of claim 5, wherein the writing the first code subfile and the second code subfile based on the design specification of the object code language to determine an object top level template file comprises:
Generating a first template sentence which accords with the design specification of the target code language based on a first code sub-file in the preset top-level code file;
Rewriting a second code subfile in the preset top-level code file into a second template sentence conforming to the design specification of the target code language, and generating a template engine sentence corresponding to the second template sentence; the template engine statement is used for indicating whether the code corresponding to the second template statement is generated in the process of generating the target chip code.
7. The method according to claim 1, wherein the method further comprises:
generating and displaying a template recommendation interface; the template recommendation interface is used for displaying at least two top-level template files to a user;
receiving second operation information input by the user;
and determining a target top-level template file selected by the user from the at least two top-level template files and meeting the target design requirement based on the second operation information.
8. A chip design apparatus, the apparatus comprising:
The template acquisition module is used for acquiring a target top-level template file and a configuration file template; the target top-level template file comprises top-level logic codes for realizing target design requirements, the target top-level template file is obtained by rewriting a determined and executable preset top-level code file based on preset rules, the preset top-level code file comprises basic components and necessary supporting tools of a general SOC chip, and the preset rules are design specifications of target code languages; the configuration file template comprises module information and configuration parameter information of a module, wherein the module is a mature design of a circuit module with an independent function;
the file generation module is used for generating a target configuration file based on the configuration file template and at least two target modules; the target configuration file is used for recording module configuration information corresponding to the at least two target modules;
And the code generation module is used for generating target chip codes meeting the target design requirements based on the target top-layer template file and the target configuration file.
9. An electronic device, comprising a processor, a memory, a communication interface, and a communication bus, wherein the processor, the memory, and the communication interface communicate with each other via the communication bus; the memory is configured to store executable instructions that cause the processor to perform the chip design method of any one of claims 1 to 7.
10. A readable storage medium, characterized in that instructions in the readable storage medium, when executed by a processor of an electronic device, enable the processor to perform the chip design method according to any one of claims 1 to 7.
CN202410146610.6A 2024-02-01 2024-02-01 Chip design method and device, electronic equipment and readable storage medium Active CN117709260B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202410146610.6A CN117709260B (en) 2024-02-01 2024-02-01 Chip design method and device, electronic equipment and readable storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202410146610.6A CN117709260B (en) 2024-02-01 2024-02-01 Chip design method and device, electronic equipment and readable storage medium

Publications (2)

Publication Number Publication Date
CN117709260A CN117709260A (en) 2024-03-15
CN117709260B true CN117709260B (en) 2024-05-14

Family

ID=90146502

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202410146610.6A Active CN117709260B (en) 2024-02-01 2024-02-01 Chip design method and device, electronic equipment and readable storage medium

Country Status (1)

Country Link
CN (1) CN117709260B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110209387A (en) * 2019-05-27 2019-09-06 大唐微电子技术有限公司 A kind of top layer hdl file generation method and device, computer readable storage medium
CN117291126A (en) * 2022-06-15 2023-12-26 沐曦科技(成都)有限公司 SOC chip design method based on configuration file, electronic equipment and medium

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050120340A1 (en) * 2003-12-01 2005-06-02 Skazinski Joseph G. Apparatus, system, and method for automated generation of embedded systems software

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110209387A (en) * 2019-05-27 2019-09-06 大唐微电子技术有限公司 A kind of top layer hdl file generation method and device, computer readable storage medium
CN117291126A (en) * 2022-06-15 2023-12-26 沐曦科技(成都)有限公司 SOC chip design method based on configuration file, electronic equipment and medium

Also Published As

Publication number Publication date
CN117709260A (en) 2024-03-15

Similar Documents

Publication Publication Date Title
US20060069983A1 (en) Method and apparatus for utilizing an extensible markup language schema to define document parts for use in an electronic document
US20180293332A1 (en) Development, programming, and debugging environment
US7367013B2 (en) Method for integrating Linux kernel and application software packages and generating installation file list based on CML2 computer language
JP2003006255A (en) Hdl automatic correction device and hdl automatic correction program and computer readable storage medium recording the program therefor
CN115392176B (en) SoC chip top module integrated design method and system
JP2002073719A (en) Generating method for circuit operation model description and logical design verifying device
CN110263316A (en) A kind of document handling method, device and computer equipment
WO2004107150A1 (en) Information processing method and apparatus
CN112378420A (en) Signal simulation method and system for automobile navigation test and electronic equipment
US9053450B2 (en) Automated business process modeling
CN110737431B (en) Software development method, development platform, terminal device and storage medium
CN113408222A (en) File generation method and device, electronic equipment and storage medium
WO2021031110A1 (en) Configuration file generation method and device, and storage medium
WO2022068556A1 (en) Code translation method and apparatus, and device
CN117709260B (en) Chip design method and device, electronic equipment and readable storage medium
CN114091383A (en) Test sequence generation method, device and system and related equipment
JP5423466B2 (en) Speech synthesis apparatus, speech synthesis method, and speech synthesis program
CN113177020A (en) Data processing method and device
CN116339736B (en) Configuration method, device, equipment and storage medium of TCL (TCL) interactive interface
CN116028062A (en) Target code generation method, NPU instruction display method and device
CN115758973A (en) Method, device and equipment for generating chip register design file and storage medium
CN109254774A (en) The management method and device of code in software development system
CN117709259A (en) Chip design method and device, electronic equipment and readable storage medium
CN115291963A (en) Method for configuring hardware resources, electronic device and storage medium
CN109992749A (en) A kind of character displaying method, device, electronic equipment and readable storage medium storing program for executing

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant