CN116779739A - 发光模组、显示装置及发光模组制造方法 - Google Patents
发光模组、显示装置及发光模组制造方法 Download PDFInfo
- Publication number
- CN116779739A CN116779739A CN202210238564.3A CN202210238564A CN116779739A CN 116779739 A CN116779739 A CN 116779739A CN 202210238564 A CN202210238564 A CN 202210238564A CN 116779739 A CN116779739 A CN 116779739A
- Authority
- CN
- China
- Prior art keywords
- electrode
- light
- substrate
- light emitting
- driving signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 239000000758 substrate Substances 0.000 claims abstract description 83
- 238000000034 method Methods 0.000 claims description 7
- 239000003086 colorant Substances 0.000 claims description 4
- 239000002184 metal Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000011521 glass Substances 0.000 description 5
- 230000009286 beneficial effect Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000007641 inkjet printing Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000010329 laser etching Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/805—Electrodes
- H10K59/8051—Anodes
- H10K59/80516—Anodes combined with auxiliary electrodes, e.g. ITO layer combined with metal lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/805—Electrodes
- H10K59/8052—Cathodes
- H10K59/80522—Cathodes combined with auxiliary electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/21—Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
- H01L2224/2105—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/21—Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
- H01L2224/215—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/22—Structure, shape, material or disposition of high density interconnect preforms of a plurality of HDI interconnects
- H01L2224/221—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/22—Structure, shape, material or disposition of high density interconnect preforms of a plurality of HDI interconnects
- H01L2224/224—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/244—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
- H01L2933/0066—Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/40—Materials therefor
- H01L33/42—Transparent materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/52—Encapsulations
Abstract
本申请提供一种发光模组,包括:基板,包括驱动电路,用于输出第一驱动信号;发光二极管,位于所述基板上且电连接所述驱动电路,所述发光二极管包括第一电极、第二电极以及位于所述第一电极和所述第二电极之间的发光层,所述第一电极电连接所述驱动电路,用于接收所述第一驱动信号;透明电极,电连接于所述第二电极远离所述发光层的一侧,所述透明电极在所述基板上的投影面积大于所述第二电极在所述基板上的投影面积;以及导线,电连接所述透明电极,所述导线用于传输第二驱动信号,所述发光层用于根据所述第一驱动信号和所述第二驱动信号发射光源光。本申请还提供一种显示装置及一种发光模组制造方法。
Description
技术领域
本申请涉及照明和显示技术领域,尤其涉及一种发光模组、显示装置及发光模组制造方法。
背景技术
发光二极管(Light emitting diode,LED)被广泛应用于照明装置、显示装置等。一种垂直型的LED具有上电极、下电极以及位于上电极和下电极之间的发光层。当上电极和下电极上的电压差达到预设值时,发光层将会发射特定波长的光。单颗LED的尺寸很小(微米级),因此一个照明装置或显示装置往往包括多颗密集排列的LED以达到发光或显示需求。每颗LED的上电极和/或下电极都需要通过连接导线以与其他导电结构建立电连接。而单颗LED的尺寸很小,使得导线与LED的上电极和/或下电极之间对位难度较大,容易产生对位偏移,导致无法形成电流回路,从而导致LED无法正常发光。
发明内容
本申请第一方面提供一种发光模组,包括:
基板,包括驱动电路,用于输出第一驱动信号;
发光二极管,位于所述基板上且电连接所述驱动电路,所述发光二极管包括第一电极、第二电极以及位于所述第一电极和所述第二电极之间的发光层,所述第一电极电连接所述驱动电路,用于接收所述第一驱动信号;
透明电极,电连接于所述第二电极远离所述发光层的一侧,所述透明电极在所述基板上的投影面积大于所述第二电极在所述基板上的投影面积;以及
导线,电连接所述透明电极,所述导线用于传输第二驱动信号,所述发光层用于根据所述第一驱动信号和所述第二驱动信号发射光源光。
本申请第二方面提供一种显示装置,包括上述发光模组,至少部分所述发光二极管发射的所述光源光颜色不同,各个所述发光二极管发射的光源光用于共同显示图像。
本申请第三方面提供一种显示装置,包括:
上述发光模组;以及
显示模组,位于所述光源光的光路上,所述显示模组用于调制所述光源光以显示图像。
本申请第四方面提供一种发光模组制造方法,包括:
提供一包括驱动电路的基板,所述驱动电路用于输出第一驱动信号;
在所述基板上设置包括第一电极、第二电极及位于所述第一电极和所述第二电极之间的发光层的发光二极管,使得所述第一电极电连接所述驱动电路以接收所述第一驱动信号;
在所述第二电极远离所述发光层的一侧覆盖电连接所述第二电极的透明电极,且使得所述透明电极在所述基板上的投影面积大于所述第二电极在所述基板上的投影面积;以及
电连接所述透明电极至传输第二驱动信号的导线,使得所述发光层根据所述第一驱动信号和所述第二驱动信号发射光源光。
上述发光模组,包括基板、发光二极管及电连接发光二极管的透明电极,发光二极管包括第二电极,透明电极在基板上的投影面积大于第二电极在基板上的投影面积,有利于透明电极与导线之间的对位难度,从而有利于提升发光模组的制造良率。
附图说明
图1为本申请实施例一的显示装置的结构示意图。
图2为图1所示显示装置中的发光模组的剖面结构示意图。
图3为图2中发光模组的平面结构示意图。
图4为本申请实施例一的一变更实施例中发光模组的剖面结构示意图。
图5为本申请实施例一的发光模组制造方法的流程图。
图6为本申请实施例一的发光模组在步骤S2时的一剖面结构示意图。
图7为本申请实施例一的发光模组在步骤S2时的另一剖面结构示意图。
图8为本申请实施例一的发光模组在步骤S3时的剖面结构示意图。
图9为本申请实施例二的显示装置的结构示意图。
主要元件符号说明
显示装置 100、200
发光模组 10、20
基板 1
玻璃板 11
驱动电路 12
发光二极管 2
第一电极 21
第二电极 22
发光层 23
绝缘层 3
金属层 40
连接垫 4
透明电极 5
导线 6
显示模组 30
光源光 L1
图像光 L2
步骤 S1、S2、S3、S4
如下具体实施方式将结合上述附图进一步说明本申请。
具体实施方式
实施例一
请参阅图1,显示装置100用于显示图像。显示装置100例如为手机、电脑、电视、户外显示屏等智能设备。本实施例中,显示装置100为自发光型的显示装置,包括图2所示的发光模组10。显示装置100还可包括一个或多个光学功能膜片(例如增亮膜、增透膜等,图未示)以及外框(图未示)等结构,以下主要对发光模组10进行阐述。
请参阅图2,发光模组10包括基板1和形成于基板1上的多个发光二极管2。
本实施例中,基板1包括玻璃板11及形成于玻璃板11一表面上的驱动电路12。本实施例中驱动电路12包括形成于玻璃板11上的金属(例如铜)走线。玻璃板11用于起承载和支撑作用,驱动电路12用于提供发光模组10工作过程中所需的电信号。本实施例中,驱动电路12用于输出第一驱动信号。
请参阅图3,本实施例中,多个发光二极管2在基板1上间隔排列,且多个发光二极管2排列为包括多行和多列的阵列。每一发光二极管2用于相互独立地发射光源光。本实施例中,显示装置100定义有多个像素区域,多个像素区域排列为包括多行多列的阵列。每一像素区域中设置有三个发光二极管2,位于同一像素区域的三个发光二极管2所发射的光源光分别为红色、绿色和蓝色。各个像素区域中出射的光用于共同显示图像。本实施例中,发光二极管2可为迷你无机发光二极管、微型无机发光二极管、有机发光二极管等。
请再参阅图2,本实施例中,每一发光二极管2为垂直型发光二极管。也即,每一发光二极管2包括第一电极21、第二电极22以及位于第一电极21与第二电极22之间的发光层23。也即,第一电极21、发光层23以第二电极22依次层叠。本实施例中,第一电极21相较于第二电极22更靠近基板1。
第一电极21和第二电极22为导电材料,用于传输电信号。发光层23中包括发光材料。第一电极21和第二电极22上存在电信号且在发光层23两侧形成预设电压差值时,发光材料受激辐射,使得发光层23发光,也即发光二极管2发光。本实施例中,每一发光二极管2主要朝向远离基板1的方向发射光源光。
发光模组10还包括绝缘层3。绝缘层3设置于基板1上形成有发光二极管2的表面且覆盖所有发光二极管2。也即,每一发光二极管2嵌设于绝缘层3中。本实施例中,为了透射光源光,绝缘层3由透光性良好的绝缘材料构成。
发光模组10还包括多个连接垫4,多个连接垫4与多个发光二极管2一一对应电连接。本实施例中,每一连接垫4对应形成于其中一个发光二极管2的第二电极22远离基板1的一侧且电连接第二电极22。本实施例中,每一连接垫4也嵌设于绝缘层3中,且每一连接垫4远离基板1的表面相对绝缘层3裸露。
发光模组10还包括多个透明电极5,多个透明电极5与多个发光二极管2一一对应电连接。本实施例中,每一透明电极5对应形成于其中一个发光二极管2的第二电极22远离基板1的一侧。本实施例中,每一透明电极5形成于其中一连接垫4远离基板1的一侧并至少部分覆盖连接垫4相对绝缘层3裸露的表面。也即,本实施例中,连接垫4电连接于第二电极22与透明电极5之间,且透明电极5形成于绝缘层3远离基板1的表面。
发光模组10还包括多个导线6,多个导线6与多个发光二极管2一一对应连接。每一导线6通过电连接一透明电极5电连接其中一发光二极管2。本实施例中,每一导线6形成于绝缘层3远离基板1的表面。
本实施例中,每一透明电极5由透明导电材料构成,每一连接垫4和每一导线6由金属(例如铜)构成。
在制造本实施例的发光模组10的过程中,提供基板1,并在基板1上依次形成发光二极管2、连接垫4、透明电极5及导线6。在形成导线6时,导线6需要与透明电极5精准搭接,才能保证发光模组10中形成完整的电流回路。
在一对比例中,发光模组中不包括透明电极5,每一导线直接与发光二极管上的连接垫电接触。但由于发光二极管本身尺寸极小,连接垫尺寸更小,导线与连接垫要精确对位的难度较大,很容易造成对位偏移,无法正确形成电流回路。
而在本实施例中,每一透明电极5在基板1上的正投影的面积大于其所电连接的连接垫4在基板1上的正投影的面积。也即,在平行于基板1的平面上,每一透明电极5的面积大于其所电连接的连接垫4的面积。如此,由于透明电极5的面积较大,当在形成导线6时,即便导线6与透明电极5存在一些对位偏移,也还是能保证导线6与透明电极5电接触。也即,导线6与透明电极5的对位难度小于与连接垫4的对位难度。
且本实施例中,每一透明电极5在基板1上的正投影完全覆盖连接垫4在基板1上的正投影,使得透明电极5与连接垫4之间的正对面积最大化,则透明电极5与连接垫4之间的接触面积最大化,有利于提升电连接可靠性。
在本申请一变更实施例中,发光模组10不包括连接垫4,透明电极5直接电接触第二电极22。在该变更本实施例中,每一透明电极5在基板1上的正投影的面积大于其所电连接的第二电极22在基板1上的正投影的面积。也即,在平行于基板1的平面上,每一透明电极5的面积大于其所电连接的第二电极22的面积。如此,由于透明电极5的面积较大,当在形成导线6时,即便导线6与透明电极5存在一些对位偏移,也还是能保证导线6与透明电极5电接触。也即,导线6与透明电极5的对位难度小于与第二电极22的对位难度。
且在该变更实施例中,每一透明电极5在基板1上的正投影完全覆盖第二电极22在基板1上的正投影,使得透明电极5与第二电极22之间的正对面积最大化,则透明电极5与第二电极22之间的接触面积最大化,有利于提升电连接可靠性。
本实施例中,驱动电路12用于输出第一驱动信号,每一导线6用于接收第二驱动信号。第一电极21用于接收该第一驱动信号,第二电极22用于接收该第二驱动信号。第一驱动信号和第二驱动信号使得发光层23的两端形成电压差,发光二极管2发光。发光层23的两端形成的电压差不同时,发射的光源光的光强不同。通过控制第一驱动信号和第二驱动信号的值,可以调节各个发光二极管2发射的光源光的亮度,从而使得各个发光二极管配合以显示图像。
本实施例中,每一导线6在绝缘层3远离基板1的表面上延伸,并最终连接至一电路板或驱动芯片(图未示)。
于本申请一变更实施例中,请参阅图4,每一导线6一部分在绝缘层3远离基板1的表面上延伸,另一部分延伸至基板1设置有发光二极管2的表面,与驱动电路12电连接。也即,在该变更实施例中,驱动电路12还电连接各个导线6,以输出该第二驱动信号至各个导线6。
于本申请另一变更实施例中,发光模组10还可包括位于各个发光二极管2与基板1之间的接合材料(例如锡膏,图未示)。接合材料用于将发光二极管2固定于基板1上。
于本申请另一变更实施例中,发光模组10可不应用于显示装置100中,发光模组10可作为一照明装置或舞台打光装置被单独使用。在该变更实施例中,各个发光二极管2可用于发射相同颜色(例如白色)的光源光。
本实施例的发光模组10,包括发光二极管2及电连接发光二极管2的透明电极5,发光二极管2包括第二电极22,透明电极5在基板1上的投影面积大于第二电极22在基板上的投影面积,有利于透明电极与导线之间的对位难度,从而有利于提升发光模组10的制造良率。
请参阅图5,本实施例还提供发光模组10的制造方法,包括:
步骤S1,提供一包括驱动电路的基板,所述驱动电路用于输出第一驱动信号;
步骤S2,在所述基板上设置包括第一电极、第二电极及位于所述第一电极和所述第二电极之间的发光层的发光二极管,使得所述第一电极电连接所述驱动电路以接收所述第一驱动信号;
步骤S3,在所述第二电极远离所述发光层的一侧覆盖电连接所述第二电极的透明电极,且使得所述透明电极在所述基板上的投影面积大于所述第二电极在所述基板上的投影面积;以及
步骤S4,电连接所述透明电极至传输第二驱动信号的导线,使得所述发光层根据所述第一驱动信号和所述第二驱动信号发射光源光。
请参阅图6,步骤S2中,将多个发光二极管2固定于基板1形成有驱动电路12的表面上,并形成覆盖发光二极管2的绝缘层3。每一发光二极管2包括第一电极21、第二电极22及第一电极21与第二电极22之间的发光层23,其中第一电极21相对于第二电极22靠近基板1,使得第一电极21电连接驱动电路12。绝缘层3完全覆盖各个发光二极管2。
步骤S2中,还对绝缘层3进行蚀刻,例如激光蚀刻、腐蚀性液体或具蚀刻性气体蚀刻,以使得各个发光二极管2的第二电极22相对绝缘层3裸露。
步骤S2中,还通过蒸镀、印刷、喷墨打印、物理气相沉积(Physical VaporDeposition,PVD)等方式在绝缘层3远离基板1的一侧形成金属层40。
请参阅图7,步骤S2中,还通过化学机械抛光、金属剥离工艺、黃光等方式对金属层40进行图案化以形成多个连接垫4,每一连接垫4连接一发光二极管2的第二电极22并嵌设于绝缘层3中。本实施例中,每一连接垫4远离基板1的表面相对绝缘层3裸露,并与绝缘层3远离基板1的表面平齐。
请参阅图8,步骤S3中,在绝缘层3远离基板1的表面形成多个透明电极5。每一透明电极5电连接一连接垫4。本实施例中,透明电极5在基板1上的正投影的面积大于第二电极22在基板1上的正投影的面积,也大于连接垫4在基板1上的正投影的面积。并且本实施例中,透明电极5在基板1上的正投影完全覆盖第二电极22在基板1上的正投影,也完全覆盖连接垫4在基板1上的正投影。
步骤S4中,在绝缘层3远离基板1的表面形成多个导线6,使得每一导线6对应电连接一透明电极5,即可得到图2所示的发光模组10。
本实施例的发光模组制造方法,有利于降低发光模组10中导电结构(透明电极和第二电极)的对位难度,从而有利于提升发光模组10的制造良率。
实施例二
本实施例的显示装置200如图9所示,其与实施例一中显示装置100的主要区别在于,显示装置200为非自发光型的显示装置。
请参阅图8,本实施例的显示装置200包括层叠设置的发光模组20和显示模组30,发光模组20用于提供光源光L1,显示模组30位于光源光L1的光路上,用于调制光源光L1以出射图像光L2,图像光L2可用于展示图像。本实施例中,显示模组30例如为液晶显示模组,其包括液晶层、偏光片、阵列基板等结构。
本实施例中,发光模组20的各个发光二极管2用于发射相同颜色的光源光。
本实施例中发光模组20内的其他结构、制造方法如实施例一中所述。
本实施例的显示装置200、发光模组20,也实现如实施例一中所述的所有有益效果。
本技术领域的普通技术人员应当认识到,以上的实施方式仅是用来说明本申请,而并非用作为对本申请的限定,只要在本申请的实质精神范围之内,对以上实施例所作的适当改变和变化都落在本申请要求保护的范围之内。
Claims (10)
1.一种发光模组,其特征在于,包括:
基板,包括驱动电路,用于输出第一驱动信号;
发光二极管,位于所述基板上且电连接所述驱动电路,所述发光二极管包括第一电极、第二电极以及位于所述第一电极和所述第二电极之间的发光层,所述第一电极电连接所述驱动电路,用于接收所述第一驱动信号;
透明电极,电连接于所述第二电极远离所述发光层的一侧,所述透明电极在所述基板上的投影面积大于所述第二电极在所述基板上的投影面积;以及
导线,电连接所述透明电极,所述导线用于传输第二驱动信号,所述发光层用于根据所述第一驱动信号和所述第二驱动信号发射光源光。
2.如权利要求1所述的发光模组,其特征在于,所述透明电极在所述基板上的投影完全覆盖所述第二电极在所述基板上的投影。
3.如权利要求1所述的发光模组,其特征在于,还包括连接垫,所述连接垫电连接于所述第二电极与所述透明电极之间;
所述透明电极在所述基板上的投影面积大于所述连接垫在所述基板上的投影面积。
4.如权利要求3所述的发光模组,其特征在于,所述透明电极在所述基板上的投影完全覆盖所述连接垫在所述基板上的投影。
5.如权利要求1所述的发光模组,其特征在于,所述导线电连接所述驱动电路,所述驱动电路还用于输出所述第二驱动信号。
6.如权利要求1所述的发光模组,其特征在于,还包括绝缘层,所述绝缘层覆盖于所述基板设置有所述发光二极管的表面;
所述发光二极管嵌设于所述绝缘层中;
所述透明电极位于所述绝缘层远离所述基板的一侧;且
所述导线至少部分位于所述绝缘层远离所述基板的一侧。
7.如权利要求1-6任一项所述的发光模组,其特征在于,包括多个所述发光二极管及多个所述透明电极,各个所述透明电极相互间隔以电绝缘,所述发光二极管及所述透明电极一一对应。
8.一种显示装置,其特征在于,包括如权利要求7所述的发光模组,至少部分所述发光二极管发射的所述光源光颜色不同,各个所述发光二极管发射的光源光用于共同显示图像。
9.一种显示装置,其特征在于,包括:
如权利要求7所述的发光模组;以及
显示模组,位于所述光源光的光路上,所述显示模组用于调制所述光源光以显示图像。
10.一种发光模组制造方法,其特征在于,包括:
提供一包括驱动电路的基板,所述驱动电路用于输出第一驱动信号;
在所述基板上设置包括第一电极、第二电极及位于所述第一电极和所述第二电极之间的发光层的发光二极管,使得所述第一电极电连接所述驱动电路以接收所述第一驱动信号;
在所述第二电极远离所述发光层的一侧覆盖电连接所述第二电极的透明电极,且使得所述透明电极在所述基板上的投影面积大于所述第二电极在所述基板上的投影面积;以及
电连接所述透明电极至传输第二驱动信号的导线,使得所述发光层根据所述第一驱动信号和所述第二驱动信号发射光源光。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210238564.3A CN116779739A (zh) | 2022-03-11 | 2022-03-11 | 发光模组、显示装置及发光模组制造方法 |
TW111109711A TWI805278B (zh) | 2022-03-11 | 2022-03-16 | 發光模組、顯示裝置及發光模組製造方法 |
US17/741,003 US20230290758A1 (en) | 2022-03-11 | 2022-05-10 | Light-emitting assembly, display device, and method for making light-emitting assembly |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210238564.3A CN116779739A (zh) | 2022-03-11 | 2022-03-11 | 发光模组、显示装置及发光模组制造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116779739A true CN116779739A (zh) | 2023-09-19 |
Family
ID=87802924
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210238564.3A Pending CN116779739A (zh) | 2022-03-11 | 2022-03-11 | 发光模组、显示装置及发光模组制造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20230290758A1 (zh) |
CN (1) | CN116779739A (zh) |
TW (1) | TWI805278B (zh) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5201566B2 (ja) * | 2006-12-11 | 2013-06-05 | 豊田合成株式会社 | 化合物半導体発光素子及びその製造方法 |
KR100875128B1 (ko) * | 2007-01-16 | 2008-12-22 | 한국광기술원 | 고내정전압을 갖는 발광다이오드 및 그의 제조방법 |
JP2013008817A (ja) * | 2011-06-24 | 2013-01-10 | Toshiba Corp | 半導体発光素子及びその製造方法 |
CN103078026A (zh) * | 2012-10-11 | 2013-05-01 | 光达光电设备科技(嘉兴)有限公司 | 半导体发光元件及其制造方法 |
CN107579102B (zh) * | 2017-08-31 | 2020-07-07 | 上海天马微电子有限公司 | 显示面板及显示装置 |
CN108198933B (zh) * | 2018-01-02 | 2020-01-31 | 扬州乾照光电有限公司 | 一种led芯片、制备方法及led晶片 |
-
2022
- 2022-03-11 CN CN202210238564.3A patent/CN116779739A/zh active Pending
- 2022-03-16 TW TW111109711A patent/TWI805278B/zh active
- 2022-05-10 US US17/741,003 patent/US20230290758A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
TW202337268A (zh) | 2023-09-16 |
US20230290758A1 (en) | 2023-09-14 |
TWI805278B (zh) | 2023-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110050511B (zh) | 使用半导体发光二极管的显示装置 | |
EP2888729B1 (en) | Display device using semiconductor light emitting devices | |
US8439513B2 (en) | Light emitting diode module and back light assembly | |
KR20180081378A (ko) | 반도체 발광소자를 이용한 디스플레이 장치 | |
CN107210292B (zh) | 使用半导体发光器件的显示装置及其制造方法 | |
JP5945392B2 (ja) | 発光デバイス | |
KR20150104449A (ko) | 반도체 발광 소자를 이용한 디스플레이 장치 | |
KR20170048066A (ko) | 반도체 발광 소자를 이용한 디스플레이 장치 및 이의 제조방법 | |
KR20200099037A (ko) | 반도체 발광 소자를 이용한 디스플레이 장치 및 이의 제조 방법 | |
JP2012060133A5 (zh) | ||
KR101463039B1 (ko) | 백라이트 유닛 및 이를 구비하는 표시 장치 | |
KR20180130845A (ko) | 반도체 발광소자를 이용한 디스플레이 장치 | |
CN113471181A (zh) | 一种发光模组及其制备方法、显示模组和背光模组 | |
US11935911B2 (en) | Double color micro LED display panel | |
KR20180093767A (ko) | 반도체 발광 소자를 이용한 디스플레이 장치 | |
US11476296B2 (en) | Double color micro LED display panel | |
KR102519201B1 (ko) | 픽셀용 발광소자 및 엘이디 디스플레이 장치 | |
TWI805278B (zh) | 發光模組、顯示裝置及發光模組製造方法 | |
KR20160142673A (ko) | 반도체 발광 소자를 이용한 디스플레이 장치 및 이의 제조방법 | |
CN112291923A (zh) | 电路板、灯板、背光模组及显示装置 | |
US20230154895A1 (en) | Pixel device for led display and led display apparatus having the same | |
KR20180127846A (ko) | 반도체 발광 소자를 이용한 디스플레이 장치 | |
US11841528B2 (en) | Linear light-emitting device | |
KR101255747B1 (ko) | 발광 소자 모듈 및 이를 포함하는 조명 장치 | |
CN117523988A (zh) | 显示模组及其制造方法、驱动模组、显示屏及拼接屏 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |