CN116686396A - 包括在芯层中的被配置用于偏斜匹配的互连件的基板 - Google Patents
包括在芯层中的被配置用于偏斜匹配的互连件的基板 Download PDFInfo
- Publication number
- CN116686396A CN116686396A CN202180085747.XA CN202180085747A CN116686396A CN 116686396 A CN116686396 A CN 116686396A CN 202180085747 A CN202180085747 A CN 202180085747A CN 116686396 A CN116686396 A CN 116686396A
- Authority
- CN
- China
- Prior art keywords
- matching
- mating
- interconnect
- dielectric layer
- interconnects
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0248—Skew reduction or using delay lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
- H05K3/4694—Partitioned multilayer circuits having adjacent regions with different properties, e.g. by adding or inserting locally circuit layers having a higher circuit density
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
- H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/401—Package configurations characterised by multiple insulating or insulated package substrates, interposers or RDLs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
- H10W44/203—Electrical connections
- H10W44/209—Vertical interconnections, e.g. vias
- H10W44/212—Coaxial feed-throughs in substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
- H10W44/203—Electrical connections
- H10W44/223—Differential pair signal lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/63—Vias, e.g. via plugs
- H10W70/635—Through-vias
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Structure Of Printed Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Combinations Of Printed Boards (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/148,257 | 2021-01-13 | ||
| US17/148,257 US11955409B2 (en) | 2021-01-13 | 2021-01-13 | Substrate comprising interconnects in a core layer configured for skew matching |
| PCT/US2021/062859 WO2022154914A1 (en) | 2021-01-13 | 2021-12-10 | Substrate comprising interconnects in a core layer configured for skew matching |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116686396A true CN116686396A (zh) | 2023-09-01 |
Family
ID=79283142
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202180085747.XA Pending CN116686396A (zh) | 2021-01-13 | 2021-12-10 | 包括在芯层中的被配置用于偏斜匹配的互连件的基板 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US11955409B2 (https=) |
| EP (1) | EP4278381A1 (https=) |
| JP (1) | JP2024503352A (https=) |
| KR (1) | KR20230130628A (https=) |
| CN (1) | CN116686396A (https=) |
| BR (1) | BR112023013292A2 (https=) |
| WO (1) | WO2022154914A1 (https=) |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001298273A (ja) * | 2000-04-17 | 2001-10-26 | Hitachi Ltd | 電子部品内蔵実装基板及びそれを用いた半導体パッケージ |
| US7180011B1 (en) * | 2006-03-17 | 2007-02-20 | Lsi Logic Corporation | Device for minimizing differential pair length mismatch and impedance discontinuities in an integrated circuit package design |
| US8319111B2 (en) | 2006-10-04 | 2012-11-27 | Ngk Spark Plug Co., Ltd. | Wiring board having wiring laminate portion with via conductors embedded in resin insulating layers |
| JP2012009510A (ja) | 2010-06-22 | 2012-01-12 | Sumitomo Bakelite Co Ltd | 金属微細パターン付き基材、プリント配線板、及び半導体装置、並びに、金属微細パターン付き基材及びプリント配線板の製造方法 |
| JP2013093405A (ja) | 2011-10-25 | 2013-05-16 | Ngk Spark Plug Co Ltd | 配線基板及びその製造方法 |
| JP2014032978A (ja) * | 2012-07-31 | 2014-02-20 | Ibiden Co Ltd | インダクタ部品、インダクタ部品の製造方法及び配線板 |
| JPWO2019194200A1 (ja) * | 2018-04-04 | 2021-04-01 | 太陽誘電株式会社 | 部品内蔵基板 |
-
2021
- 2021-01-13 US US17/148,257 patent/US11955409B2/en active Active
- 2021-12-10 JP JP2023540569A patent/JP2024503352A/ja active Pending
- 2021-12-10 CN CN202180085747.XA patent/CN116686396A/zh active Pending
- 2021-12-10 KR KR1020237022450A patent/KR20230130628A/ko active Pending
- 2021-12-10 EP EP21839784.2A patent/EP4278381A1/en active Pending
- 2021-12-10 WO PCT/US2021/062859 patent/WO2022154914A1/en not_active Ceased
- 2021-12-10 BR BR112023013292A patent/BR112023013292A2/pt unknown
Also Published As
| Publication number | Publication date |
|---|---|
| WO2022154914A1 (en) | 2022-07-21 |
| JP2024503352A (ja) | 2024-01-25 |
| TW202232703A (zh) | 2022-08-16 |
| BR112023013292A2 (pt) | 2023-10-31 |
| EP4278381A1 (en) | 2023-11-22 |
| US11955409B2 (en) | 2024-04-09 |
| KR20230130628A (ko) | 2023-09-12 |
| US20220223499A1 (en) | 2022-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11502049B2 (en) | Package comprising multi-level vertically stacked redistribution portions | |
| US12400966B2 (en) | Package comprising integrated devices and bridge coupling top sides of integrated devices | |
| CN115362550B (zh) | 包括具有在阻焊层之上的互连路由线路的基板的封装件 | |
| US10804195B2 (en) | High density embedded interconnects in substrate | |
| CN115210867A (zh) | 包括衬底和与其耦接的高密度互连结构的半导体封装 | |
| EP4122003B1 (en) | Substrate comprising a high-density interconnect portion embedded in a core layer | |
| CN116261783B (zh) | 包括嵌入阻焊层中的互连件的衬底 | |
| US11876085B2 (en) | Package with a substrate comprising an embedded capacitor with side wall coupling | |
| TW202211417A (zh) | 包括經由腔耦合至基板的整合元件的封裝 | |
| CN116686396A (zh) | 包括在芯层中的被配置用于偏斜匹配的互连件的基板 | |
| TWI918797B (zh) | 在芯層中包括被配置用於偏斜匹配的互連的基板、封裝、和設備及其製造方法 | |
| CN116325144A (zh) | 具有包括可变厚度阻焊层的衬底的封装件 | |
| TWI911255B (zh) | 包括具有半圓平面形狀及/或梯形平面形狀的互連的封裝和基板 | |
| US20240363513A1 (en) | Package comprising a package substrate that includes an encapsulated portion with interconnection portion blocks | |
| CN121773771A (zh) | 包括具有嵌入式无源器件的衬底的封装件 | |
| CN121002663A (zh) | 包括包含具有互连部分块的包封部分的封装基板的封装件 | |
| JP2024505488A (ja) | 周辺相互接続を備える基板をもつパッケージ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |