CN116169181B - 一种低漏电低压tvs器件及其制造方法 - Google Patents
一种低漏电低压tvs器件及其制造方法 Download PDFInfo
- Publication number
- CN116169181B CN116169181B CN202211207376.0A CN202211207376A CN116169181B CN 116169181 B CN116169181 B CN 116169181B CN 202211207376 A CN202211207376 A CN 202211207376A CN 116169181 B CN116169181 B CN 116169181B
- Authority
- CN
- China
- Prior art keywords
- semiconductor substrate
- junction
- type semiconductor
- low
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 6
- 238000009792 diffusion process Methods 0.000 claims abstract description 60
- 239000000758 substrate Substances 0.000 claims abstract description 50
- 239000004065 semiconductor Substances 0.000 claims abstract description 45
- 230000036961 partial effect Effects 0.000 claims abstract description 6
- 229910052751 metal Inorganic materials 0.000 claims description 27
- 239000002184 metal Substances 0.000 claims description 27
- 230000015556 catabolic process Effects 0.000 claims description 16
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 15
- 238000001459 lithography Methods 0.000 claims description 15
- 229910052698 phosphorus Inorganic materials 0.000 claims description 15
- 239000011574 phosphorus Substances 0.000 claims description 15
- 238000002161 passivation Methods 0.000 claims description 12
- 238000005498 polishing Methods 0.000 claims description 8
- 239000011521 glass Substances 0.000 claims description 6
- 230000003647 oxidation Effects 0.000 claims description 6
- 238000007254 oxidation reaction Methods 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 5
- 238000000034 method Methods 0.000 claims description 5
- 238000001883 metal evaporation Methods 0.000 claims description 4
- 238000005275 alloying Methods 0.000 claims description 3
- 238000005468 ion implantation Methods 0.000 claims description 3
- 238000002360 preparation method Methods 0.000 claims description 3
- 230000008569 process Effects 0.000 claims description 3
- 229910000679 solder Inorganic materials 0.000 claims 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 14
- 229910052710 silicon Inorganic materials 0.000 description 14
- 239000010703 silicon Substances 0.000 description 14
- 238000010586 diagram Methods 0.000 description 10
- 238000000151 deposition Methods 0.000 description 7
- 238000003466 welding Methods 0.000 description 7
- 230000008021 deposition Effects 0.000 description 6
- 238000001259 photo etching Methods 0.000 description 5
- 230000002441 reversible effect Effects 0.000 description 5
- 230000001052 transient effect Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- XHXFXVLFKHQFAL-UHFFFAOYSA-N phosphoryl trichloride Chemical compound ClP(Cl)(Cl)=O XHXFXVLFKHQFAL-UHFFFAOYSA-N 0.000 description 4
- QQMBHAVGDGCSGY-UHFFFAOYSA-N [Ti].[Ni].[Ag] Chemical compound [Ti].[Ni].[Ag] QQMBHAVGDGCSGY-UHFFFAOYSA-N 0.000 description 3
- 238000005260 corrosion Methods 0.000 description 3
- 230000007797 corrosion Effects 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000008367 deionised water Substances 0.000 description 2
- 229910021641 deionized water Inorganic materials 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 239000005360 phosphosilicate glass Substances 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004061 bleaching Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 238000004134 energy conservation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8613—Mesa PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66098—Breakdown diodes
- H01L29/66106—Zener diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66136—PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/866—Zener diodes
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
本发明公开了一种低漏电低压TVS器件,包括P型半导体衬底P0,所述P型半导体衬底P0上下两侧局部区域开设有N型扩散区N11和N12,位于P型半导体衬底P0上下两侧还开设有N型扩散区N21和N22,N型扩散区N21位于N型扩散区N11的两侧,N型扩散区N22位于N型扩散区N12的两侧,N型扩散区N11和N12的结深比N型扩散区N21和N22的结深深,本发明基于两个并联的PN结,较大面积的PN结击穿电压较高,漏电流较低,决定整个器件击穿电压的PN结面积较小,因而整个器件的漏电流大大降低,同时由于焊接区域的PN结结深较深,抵抗焊接应力的能力得以大大提升。
Description
技术领域
本发明涉及半导体防护器件技术领域,具体涉及一种低漏电低压TVS器件及其制造方法。
背景技术
TVS器件是一种瞬态过压浪涌防护器件,TVS器件通常并联在被保护的电路中,当被保护电路端口出现超过TVS击穿电压的瞬态过电压时,TVS器件就会开始动作,以ns级的响应速度将瞬态浪涌过电压钳位在一个较低的电压,从而保护电路免受瞬态过压浪涌损坏,TVS具有响应时间快、击穿电压偏差小、钳位精准等优点,因此广泛应用于各种电子线路中。
TVS器件的主要参数有瞬态浪涌功率PPP、反向工作电压VRWM、击穿电压VBR和反向漏电流IR,随着电子电路的低功耗化以及节能减排的推进,要求TVS器件的静态功耗越来越低,即要求TVS器件有较低的反向漏电流IR。
高电压TVS器件(击穿电压大于8V)利用的是雪崩击穿机理,因此反向漏电流通常较低,一般小于1μA;击穿电压较低(击穿电压6-7.5V)的低电压TVS器件利用的是齐纳击穿的机理,反向漏电流通常较大,一般达到几百μA级别,在电路中产生较大的静态功耗。
传统的低压TVS器件采用如图9或图10的结构,在P型衬底两面扩散N型掺杂区与衬底形成PN结,然后用氧化层或者沟槽玻璃保护PN结,采用这种结构的低压TVS,利用的是齐纳击穿机理,漏电流较大,并且漏电流与PN结面积成正比,PN结较大的高功率低压TVS器件漏电流甚至达到mA级别,严重限制了低压TVS器件的应用。
传统低压TVS的另外一个不足在于:为了得到较低的击穿电压,PN结结深通常做的较浅,承受焊接应力的能力较弱,因此封装良率和长期使用可靠性较低。
发明内容
本发明的目的在于提供一种低漏电低压TVS器件,包括P型半导体衬底P0,所述P型半导体衬底P0上下两侧局部区域开设有N型扩散区N11和N12,位于P型半导体衬底P0上下两侧还开设有N型扩散区N21和N22,N型扩散区N21位于N型扩散区N11的两侧,N型扩散区N22位于N型扩散区N12的两侧,N型扩散区N11和N12的结深比N型扩散区N21和N22的结深深,本发明基于两个并联的PN结,较大面积的PN结击穿电压较高,漏电流较低,决定整个器件击穿电压的PN结面积较小,因而整个器件的漏电流大大降低;同时由于焊接区域的PN结结深较深,抵抗焊接应力的能力得以大大提升。
本发明的目的可以通过以下技术方案实现:
一种低漏电低压TVS器件,包括P型半导体衬底P0,所述P型半导体衬底P0上下两侧局部区域开设有N型扩散区N11和N12,位于P型半导体衬底P0上下两侧还开设有N型扩散区N21和N22;
其中,N型扩散区N21位于N型扩散区N11的两侧,N型扩散区N22位于N型扩散区N12的两侧;
所述N型扩散区N11和N12的结深比N型扩散区N21和N22的结深深。
作为本发明进一步的方案:所述P型半导体衬底P0左右两侧且靠近上下表面的位置处均开设有玻璃钝化沟槽。
作为本发明进一步的方案:所述P型半导体衬底P0的上表面设置有金属层M1,金属层M1形成低漏电低压TVS的电极T1。
作为本发明进一步的方案:所述P型半导体衬底P0的下表面设置有金属层M2,金属层M2形成低漏电低压TVS的电极T2。
作为本发明进一步的方案:所述N型扩散区N11和N12与P型半导体衬底P0形成PN结J1,所述N型扩散区N21和N22与P型半导体衬底P0形成PN结J2,J1结的结深比J2结深,J1结的击穿电压比J2结高。
作为本发明进一步的方案:所述PN结J1在P型半导体衬底P0上位于焊接金属区域下方。
作为本发明进一步的方案:所述PN结J2在P型半导体衬底P0上位于金属外侧以及玻璃钝化沟槽之间。
作为本发明进一步的方案:所述P型半导体衬底P0上的N型掺杂区N11、N12、N21、N22用扩散方式形成。
作为本发明进一步的方案:所述P型半导体衬底P0上的N型掺杂区N11、N12、N21、N22用离子注入方式形成。
一种低漏电低压TVS器件的制造方法,工艺流程包括:衬底准备、抛光、氧化、一次光刻、磷扩散一、氧化层去除、磷扩散二、沟槽光刻及钝化、引线孔光刻、金属蒸发、金属反刻和合金。
本发明的有益效果:本发明低漏电低压TVS器件具有两个并联的PN结,较大面积的PN结击穿电压较高,漏电流较低,决定整个器件击穿电压的PN结面积较小,因而整个器件的漏电流大大降低;
同时由于焊接区域的PN结结深较深,抵抗焊接应力的能力得以大大提升。
附图说明
下面结合附图对本发明作进一步的说明。
图1为本发明的低漏电低压TVS器件结构示意图;
图2为本发明的低漏电低压TVS衬底完成抛光后的结构示意图;
图3为本发明的低漏电低压TVS完成氧化后的结构示意图;
图4为本发明的低漏电低压TVS完成第一次磷扩散后的结构示意图;
图5为本发明的低漏电低压TVS完成第二次磷扩散后的结构示意图;
图6为本发明的低漏电低压TVS完成沟槽光刻和钝化后的结构示意图;
图7为本发明的低漏电低压TVS完成接触孔光刻后的结构示意图;
图8为本发明的低漏电低压TVS完成金属蒸发和金属光刻后的结构示意图;
图9为传统平面结构低压TVS结构示意图;
图10为传统台面结构低压TVS结构示意图。
具体实施方式
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其它实施例,都属于本发明保护的范围。
请参阅图1-图8所示,本发明为一种低漏电低压TVS器件,包括P型半导体衬底P0和位于P型半导体衬底P0上下两侧局部区域的N型扩散区N11和N12;
还包括位于P型半导体衬底P0上下两侧的N型扩散区N21和N22,N型扩散区N11和N12的结深比N型扩散区N21和N22的结深深。
在一个具体实施例中,本发明的低漏电低压TVS器件还包括位于P型半导体衬底P0左右两侧靠近上下表面的玻璃钝化沟槽G31、G32、G33和G34;
其中,还包括位于P型半导体衬底P0上下表面的金属层M1和M2,金属层M1和M2形成低漏电低压TVS器件的两个电极T1和T2。
具体的:P型半导体衬底P0上下两侧局部区域的N型扩散区N11和N12与P型半导体衬底P0形成PN结J1,P型半导体衬底P0上下两侧的N型扩散区N21和N22与P型半导体衬底P0形成PN结J2,J1的结深比J2深,J1结的击穿电压比J2结高;
优选的,J1结的结深为15-20μm,击穿电压在8-9V,J2结的结深为8-12μm,击穿电压在6-7.5V。
其中,金属层M1或金属层M2与P型半导体衬底P0的连接区域为焊接金属区域;
其中,P型半导体衬底P0上的N型掺杂区N11、N12、N21、N22用扩散方式形成;
在另一个实施例中,P型半导体衬底P0上的N型掺杂区N11、N12、N21、N22也能够用离子注入方式形成。
一种低漏电低压TVS器件的制造方法,工艺步骤包括:衬底准备、抛光、氧化、一次光刻、第一次磷扩散、氧化层去除、第二次磷扩散、沟槽光刻及钝化、引线孔光刻、金属蒸发、金属反刻和合金;
具体工艺步骤为:
一、衬底材料
P型硅单晶片,电阻率ρ:0.001-0.010Ω·cm、片厚:240-280μm;
二、抛光
用抛光机将P型衬底双面抛光至厚度为200-240μm,要求表面无脏污、无划痕、无麻点,抛光完成后的结构如图2所示;
三、氧化
采用氢氧合成的工艺在硅片表面生长一层二氧化硅层,温度T=1100±5℃,时间t=3.5h,二氧化硅层厚度Tox≥1.5μm,氧化完成后的结构如图3所示;
四、一次光刻
采用双面对准曝光方式,利用一次光刻区光刻版,经过匀胶、曝光、显影、腐蚀工步在硅片的上下两面形成一次磷扩散掺杂区窗口;
五、第一次磷扩散
S1、磷预沉积:利用三氯氧磷做为扩散掺杂源,在硅片表面形成一定表面浓度的掺杂区,沉积温度1030℃-1130℃,时间60min-180min,通源量0.5L/min-1.5L/min,沉积方块电阻0.6Ω-1.6Ω;
S2、推结:先用HF:去离子水=1:10的漂洗液漂掉硅片表面的磷硅玻璃,再进行推结,推结温度T=1250±5℃,时间t=5-10h,推结结深15-20μm,一次磷扩散完成后的结构如图4所示。
六、第二次磷扩散
W1、磷预沉积:先用氢氟酸漂光表面的氧化层,然后利用三氯氧磷做为扩散掺杂源,在硅片表面形成一定表面浓度的掺杂区,沉积温度1100℃-1150℃,时间30min-60min,通源量0.5L/min-1.5L/min,沉积方块电阻0.6Ω-0.9Ω;
W2、推结:先用HF:去离子水=1:10的漂洗液漂掉硅片表面的磷硅玻璃,再进行推结,推结温度T=1150±5℃,时间t=2-6h,推结结深8-12μm,推结后在硅片表面生长一层氧化层,厚度15000±500Å,二次磷扩散完成后的结构如图5所示;
七、沟槽光刻及钝化
利用沟槽区光刻版在硅片上形成沟槽区图案,然后用硅腐蚀液腐蚀出沟槽,槽深20-50μm,并在沟槽内形成钝化层,沟槽钝化完成后的结构如图6所示;
八、引线孔光刻
利用引线孔光刻版,经过匀胶、曝光、显影、腐蚀、去胶工步在硅片的上下两面形成金属接触区窗口,引线孔完成后的结构如图7所示。
九、钛镍银蒸发
利用电子束蒸发方式,在硅片的两面各蒸发钛镍银层,钛厚度为1000±200Å,镍厚度为5000±1000Å,银厚度为20000±2000Å;
十、金属反刻
利用金属区光刻版,经过匀胶、曝光、显影、金属腐蚀、去胶工步在硅片的上下两面形成金属接触区,金属反刻后的结构如图8所示;
十一、合金
采用真空合金工艺使得钛镍银与硅形成良好的欧姆接触,温度500±5℃,时间t=30min。
以上对本发明的一个实施例进行了详细说明,但所述内容仅为本发明的较佳实施例,不能被认为用于限定本发明的实施范围。凡依本发明申请范围所作的均等变化与改进等,均应仍归属于本发明的专利涵盖范围之内。
Claims (9)
1.一种低漏电低压TVS器件,包括P型半导体衬底P0,其特征在于,所述P型半导体衬底P0上下两侧局部区域开设有N型扩散区N11和N12,位于P型半导体衬底P0上下两侧还开设有N型扩散区N21和N22;
其中,N型扩散区N21位于N型扩散区N11的两侧,N型扩散区N22位于N型扩散区N12的两侧;
所述N型扩散区N11和N12的结深比N型扩散区N21和N22的结深深;
所述N型扩散区N11和N12与P型半导体衬底P0形成PN结J1,所述N型扩散区N21和N22与P型半导体衬底P0形成PN结J2,J1结的结深比J2结深,J1结的击穿电压比J2结高。
2.根据权利要求1所述的一种低漏电低压TVS器件,其特征在于,所述P型半导体衬底P0左右两侧且靠近上下表面的位置处均开设有玻璃钝化沟槽。
3.根据权利要求1所述的一种低漏电低压TVS器件,其特征在于,所述P型半导体衬底P0的上表面设置有金属层M1,金属层M1形成低漏电低压TVS的电极T1。
4.根据权利要求3所述的一种低漏电低压TVS器件,其特征在于,所述P型半导体衬底P0的下表面设置有金属层M2,金属层M2形成低漏电低压TVS的电极T2。
5.根据权利要求1所述的一种低漏电低压TVS器件,其特征在于,所述PN结J1在P型半导体衬底P0上位于焊接金属区域下方。
6.根据权利要求1所述的一种低漏电低压TVS器件,其特征在于,所述PN结J2在P型半导体衬底P0上位于金属外侧以及玻璃钝化沟槽之间。
7.根据权利要求1所述的一种低漏电低压TVS器件,其特征在于,所述P型半导体衬底P0上的N型掺杂区N11、N12、N21、N22用扩散方式形成。
8.根据权利要求1所述的一种低漏电低压TVS器件,其特征在于,所述P型半导体衬底P0上的N型掺杂区N11、N12、N21、N22用离子注入方式形成。
9.一种根据权利要求1-8任一项所述的低漏电低压TVS器件的制造方法,其特征在于,工艺流程包括:衬底准备、抛光、氧化、一次光刻、磷扩散一、氧化层去除、磷扩散二、沟槽光刻及钝化、引线孔光刻、金属蒸发、金属反刻和合金。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211207376.0A CN116169181B (zh) | 2022-09-30 | 2022-09-30 | 一种低漏电低压tvs器件及其制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211207376.0A CN116169181B (zh) | 2022-09-30 | 2022-09-30 | 一种低漏电低压tvs器件及其制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN116169181A CN116169181A (zh) | 2023-05-26 |
CN116169181B true CN116169181B (zh) | 2023-07-18 |
Family
ID=86418892
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202211207376.0A Active CN116169181B (zh) | 2022-09-30 | 2022-09-30 | 一种低漏电低压tvs器件及其制造方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116169181B (zh) |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0149840B1 (ko) * | 1989-11-29 | 1998-10-01 | 빈센트 죠셉 로너 | 고속 댐퍼 다이오드 및 방법 |
US6600204B2 (en) * | 2001-07-11 | 2003-07-29 | General Semiconductor, Inc. | Low-voltage punch-through bi-directional transient-voltage suppression devices having surface breakdown protection and methods of making the same |
US9748346B2 (en) * | 2014-11-25 | 2017-08-29 | Alpha And Omega Semiconductor Incorporated | Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter |
CN104091823A (zh) * | 2014-07-24 | 2014-10-08 | 江苏捷捷微电子股份有限公司 | 一种瞬态抑制二极管芯片及其制造方法 |
CN109192785A (zh) * | 2018-07-23 | 2019-01-11 | 富芯微电子有限公司 | 一种低漏电的低压tvs器件及其制造方法 |
CN109860309A (zh) * | 2019-02-13 | 2019-06-07 | 安徽亚科微电子科技有限公司 | 一种tvs的结构设计和制作方法 |
CN210272368U (zh) * | 2019-08-01 | 2020-04-07 | 富芯微电子有限公司 | 一种低钳位电压单向tvs器件 |
CN111863616A (zh) * | 2020-08-03 | 2020-10-30 | 江苏晟驰微电子有限公司 | 一种5g基站保护芯片制造工艺 |
-
2022
- 2022-09-30 CN CN202211207376.0A patent/CN116169181B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN116169181A (zh) | 2023-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109888061A (zh) | 一种碱抛光高效perc电池及其制备工艺 | |
KR20220138057A (ko) | 태양 전지의 금속화 | |
JP2008311291A (ja) | 太陽電池の製造方法 | |
CN106298512A (zh) | 一种快恢复二极管及其制备方法 | |
JP2014056918A (ja) | 光電変換素子および光電変換素子の製造方法 | |
TW201310686A (zh) | 具有選擇性射極結構之太陽能電池及其製造方法 | |
WO2023045393A1 (zh) | Tvs芯片及其生产方法 | |
CN203150557U (zh) | 一种汽车模组中反向gpp高压二极管芯片 | |
CN109166908B (zh) | 一种低过冲电压单向tvs及其制造方法 | |
CN116169181B (zh) | 一种低漏电低压tvs器件及其制造方法 | |
CN107680962A (zh) | 一种低正向电压tvs器件及其制造方法 | |
CN114203550A (zh) | 一种瞬态抑制二极管及其制造方法 | |
CN117174760B (zh) | 一种场环结构的tvs芯片及其制作方法 | |
US8623692B2 (en) | Method for manufacturing solar cell including etching | |
CN1312756C (zh) | 光半导体集成电路装置的制造方法 | |
CN106972014A (zh) | 一种防电源反接防双向浪涌器件及其制造方法 | |
CN109860309A (zh) | 一种tvs的结构设计和制作方法 | |
CN114999914A (zh) | 一种提高抗二次击穿耐量的功率晶体管的制作方法 | |
CN210575961U (zh) | 一种降低能耗的肖特基二极管芯片 | |
CN211045439U (zh) | 一种基于可控硅原理的双向可编程过压保护器件 | |
CN209119101U (zh) | 一种利用可控硅双门极与阳极短路结构的单向负阻tvs器件 | |
CN108565293B (zh) | 一种整流二极管芯片 | |
US8704270B2 (en) | Shockley diode having a low turn-on voltage | |
CN111128698A (zh) | 一种tvs芯片新型扩散工艺 | |
CN109509749A (zh) | 一种利用可控硅双门极与阳极短路结构的单向负阻tvs器件及其制备方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: A Low Leakage Low Voltage TVS Device and Its Manufacturing Method Effective date of registration: 20231225 Granted publication date: 20230718 Pledgee: Anhui pilot Free Trade Zone Hefei area sub branch of Huishang Bank Co.,Ltd. Pledgor: FU XIN MICROELECTRONICS CO.,LTD. Registration number: Y2023980074110 |