CN115865688A - Double-channel high-speed analog acquisition playback equipment - Google Patents
Double-channel high-speed analog acquisition playback equipment Download PDFInfo
- Publication number
- CN115865688A CN115865688A CN202211487928.8A CN202211487928A CN115865688A CN 115865688 A CN115865688 A CN 115865688A CN 202211487928 A CN202211487928 A CN 202211487928A CN 115865688 A CN115865688 A CN 115865688A
- Authority
- CN
- China
- Prior art keywords
- channel
- dual
- radio frequency
- signal processing
- speed analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012545 processing Methods 0.000 claims abstract description 47
- 230000005540 biological transmission Effects 0.000 claims abstract description 7
- 238000013500 data storage Methods 0.000 claims abstract description 6
- 230000006870 function Effects 0.000 claims description 11
- 230000010355 oscillation Effects 0.000 claims description 9
- 238000007726 management method Methods 0.000 claims description 8
- 238000011161 development Methods 0.000 claims description 7
- 230000009977 dual effect Effects 0.000 claims description 5
- 230000003993 interaction Effects 0.000 claims description 5
- 238000001228 spectrum Methods 0.000 claims description 4
- 229910000838 Al alloy Inorganic materials 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 3
- 239000003973 paint Substances 0.000 claims description 3
- 239000010935 stainless steel Substances 0.000 claims description 3
- 229910001220 stainless steel Inorganic materials 0.000 claims description 3
- 230000000007 visual effect Effects 0.000 claims description 3
- 238000004088 simulation Methods 0.000 claims description 2
- 230000010354 integration Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 10
- 238000006243 chemical reaction Methods 0.000 description 9
- 238000013461 design Methods 0.000 description 6
- 238000004891 communication Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 238000004458 analytical method Methods 0.000 description 4
- 238000001914 filtration Methods 0.000 description 3
- 238000009432 framing Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000005507 spraying Methods 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
Images
Landscapes
- Circuits Of Receivers In General (AREA)
Abstract
The invention provides a double-channel high-speed analog acquisition playback device, which comprises a case, a radio frequency transceiving system, a signal processing system and a display control storage system, wherein the radio frequency transceiving system, the signal processing system and the display control storage system are arranged in the case; the radio frequency transceiving system comprises a double-channel receiving card and a double-channel playback card; the signal processing system comprises a digital signal processing carrier plate, a dual-channel FMC receiving module and a dual-channel FMC transmitting module; the display control storage system comprises a data storage card and a single-board computer; the radio frequency transceiving system is connected with the signal processing system, and the signal processing system is connected with the display control storage system. Compared with a receiver transmitter, the high-speed analog acquisition playback equipment has the advantages of high integration degree, convenience in use, large instantaneous processing bandwidth and high data rate; the system can acquire and transmit at the same time with large bandwidth, and has large data volume and stable operation. Parameters of data types, frequency points, bandwidths and radio frequency gains can be changed in the acquisition and transmission processes, and the use is flexible.
Description
Technical Field
The invention belongs to the technical field of communication systems, and particularly relates to a dual-channel high-speed analog acquisition playback device.
Background
With the development of science and technology, informatization puts higher and higher requirements on a communication system, and novel communication equipment is developing towards the trends of integration, digitalization and integration. With the development of high-speed interfaces, high-speed storage technologies and high-speed analog-to-digital conversion technologies in recent years, the high-speed analog acquisition technology can directly acquire short-wave and ultra-short-wave full-band signals and partial microwave band signals, does not depend on a front-end frequency conversion module, can directly store original AD data, facilitates more detailed analysis and processing of the signals, can directly convert digital signals into analog signals through the high-speed analog playback technology, performs undistorted high-speed transmission, and is a new technical hotspot. The existing communication equipment has the defects of unstable operation, low processing speed and the like when high-speed analog playback is carried out.
Disclosure of Invention
In view of this, the present invention provides a dual-channel high-speed analog acquisition playback device, which adopts a modular integrated design to complete the functions of two independent signal frequency conversion, analog-to-digital/digital-to-analog conversion, data sink, wideband DDC and narrowband DDC. At present, the equipment is subjected to simulation and joint debugging, and the work is stable and reliable.
In order to achieve the purpose, the technical scheme of the invention is realized as follows:
a dual-channel high-speed analog acquisition playback device comprises a case, a radio frequency transceiving system, a signal processing system and a display control storage system, wherein the radio frequency transceiving system, the signal processing system and the display control storage system are arranged in the case; the radio frequency transceiving system comprises a double-channel receiving card and a double-channel playback card; the signal processing system comprises a digital signal processing carrier plate, a dual-channel FMC receiving module and a dual-channel FMC transmitting module; the display control storage system comprises a data storage card and a single-board computer; the radio frequency receiving and transmitting system is connected with the signal processing system, and the signal processing system is connected with the display control storage system.
Furthermore, the case is in a modularized integrated design and has the size of
360mm 280mm 221.5mm, 2A12 hard aluminum alloy is selected as a main material of the case, stainless steel 1Cr18Ni9Ti is adopted as a standard part, and conductive oxidation and black three-proofing paint spraying are carried out on the surface of the case.
Further, machine case outside one side still is equipped with the interface, and the interface arranges to two rows, and first row from left to right is in proper order: external reference input (SMA), BD input (SMA), radio frequency output 2 (N-50K), radio frequency output 1 (N-50K), radio frequency input 2 (N-50K) and radio frequency input 1 (N-50K); the second row sequentially from left to right: time code input (aerial plug), debugging port (aerial plug), VGA/USB (aerial plug), USB 3.0 (aerial plug), gigabit network port (aerial plug) and power input.
Furthermore, the dual-channel receiving card comprises a receiving channel unit, a first local oscillator unit, a first clock management unit and a first control and power supply unit.
Furthermore, the dual-channel transmitting card comprises a transmitting channel unit, a second local oscillation unit, a second clock management unit and a second control and power supply unit.
Further, the dual-channel FMC receiving module comprises a first trigger circuit, a first clock circuit and an ADC module.
Further, the dual-channel FMC emission module comprises a first trigger circuit, a first clock circuit and a DAC module.
Furthermore, the digital signal processing carrier board comprises a signal processing FPGA, a DDR3, a FLASH, a power module, an FMC connector and a PCIE interface.
Furthermore, the equipment is connected with an upper computer through an interface.
Furthermore, the upper computer is provided with driving software, the driving software is designed in a layered mode, a hardware layer completes a driving function of hardware equipment, the driving program is developed based on a win7 bit/64bit and Windows Server2012/2008 64bit operating system, a development environment adopts C language and is Visual Studio2017, a control layer completes interaction between the driving layer and an application layer, a relevant reading and writing control program, a data transmission control program and a state monitoring program of the application layer are provided in a standard interface function mode, and the application layer completes signal acquisition display control, frequency spectrum scanning display control and signal playback display control.
Compared with the prior art, the dual-channel high-speed analog acquisition playback equipment has the following advantages: compared with a receiver transmitter, the high-speed analog acquisition playback equipment has the advantages of high integration degree, convenience in use, large instantaneous processing bandwidth and high data rate; the system can acquire and transmit at the same time with large bandwidth, and has large data volume and stable operation. Parameters of data types, frequency points, bandwidths and radio frequency gains can be changed in the acquisition and transmission processes, and the use is flexible.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate an embodiment of the invention and, together with the description, serve to explain the invention and not to limit the invention. In the drawings:
FIG. 1 is a view of the apparatus of the present invention;
FIG. 2 is a schematic diagram of the apparatus of the present invention;
FIG. 3 is a diagram of the device interface of the present invention;
FIG. 4 is a schematic diagram of a dual channel receiver card of the present invention;
FIG. 5 is a schematic diagram of a dual channel transmitter card of the present invention;
FIG. 6 is a schematic diagram of a dual channel FMC receive block of the present invention;
FIG. 7 is a schematic diagram of a dual channel FMC transmit block of the present invention;
FIG. 8 is a schematic diagram of a digital signal processing carrier according to the present invention;
FIG. 9 is a schematic diagram of the signal processing system of the present invention;
FIG. 10 is a schematic diagram of the software components of the upper computer according to the present invention;
FIG. 11 is a schematic view of the acquisition operation of the apparatus of the present invention;
fig. 12 is a schematic diagram of the playback operation of the apparatus of the present invention.
Detailed Description
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict.
In the description of the present invention, it is to be understood that the terms "center", "longitudinal", "lateral", "up", "down", "front", "back", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like, indicate orientations or positional relationships based on those shown in the drawings, and are used only for convenience in describing the present invention and for simplicity in description, and do not indicate or imply that the referenced devices or elements must have a particular orientation, be constructed and operated in a particular orientation, and thus, are not to be construed as limiting the present invention. Furthermore, the terms "first", "second", etc. are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first," "second," etc. may explicitly or implicitly include one or more of that feature. In the description of the present invention, "a plurality" means two or more unless otherwise specified.
In the description of the present invention, it should be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in the present invention can be understood by those of ordinary skill in the art through specific situations.
The present invention will be described in detail below with reference to the embodiments with reference to the attached drawings.
The basic functions of the dual-channel high-speed analog acquisition playback equipment mainly comprise radio-frequency signal receiving and transmitting, signal acquisition, signal playback, narrow-band DDC (direct digital control) processing, wide-band DDC processing, full-band frequency spectrum data, high-speed data tray falling, equipment control, equipment information return and the like. The basic components of the device are shown in fig. 1, and mainly comprise: the system comprises a radio frequency transceiving system (a double-channel receiving card and a double-channel playback card), a signal processing system (a digital signal processing carrier plate, a double-channel FMC receiving module and a double-channel FMC transmitting module), a display control storage system (a data storage card and a single-board computer) and a case.
The working principle of the device of the invention is shown in fig. 2, the product adopts an intermediate frequency system, a receiving channel amplifies radio frequency signals received by an antenna with low noise, switches an electronic switch to enter a corresponding receiving channel according to a receiving frequency band, and obtains corresponding intermediate frequency signals after processing (low-frequency branch radio frequency carries out filtering and frequency mixing for 2 times, and high-frequency branch signals carry out filtering and frequency mixing for 1 time). The transmitting channel converts the base band signal generated in the computer or FPGA by DAC, switches the electronic switch to enter the corresponding transmitting channel (low frequency branch radio frequency is filtered and mixed for 2 times, high frequency branch signal is filtered and mixed for 1 time), amplifies and radiates out by the antenna.
The signal processing system performs analog-to-digital conversion on the intermediate frequency signal, transmits AD data to the PCIE interface, performs broadband DDC, broadband FFT and narrowband DDC processing on the AD data, and performs framing and transmits the AD data to the PCIE interface; meanwhile, the signal processing system receives data transmitted by the display control software through PCIE, directly performs digital-to-analog conversion on AD original data to convert the AD original data into an intermediate frequency signal, performs DUC processing on DDC data, and converts the DDC data into an intermediate frequency signal through digital-to-analog conversion to transmit the intermediate frequency signal to a transmitting channel.
A high-performance portable ruggedized computer with a disk array serves as a hardware platform of a display and control storage system, and software modules such as a human-computer interaction interface (GUI), data storage and playback, signal analysis and processing, PCIE driving and the like run in the computer.
The data storage card of 8TB is responsible for receiving a large amount of data of a disk drop through the PCIE interface.
The chassis of the equipment is in a modularized integrated design, the design size is 360mm x 280mm x 221.5mm, the main material of the chassis is 2A12 hard aluminum alloy, standard parts are stainless steel 1Cr18Ni9Ti, and the mechanical stress index requirement of a module can be met; the surface treatment is conductive oxidation and black three-proofing paint spraying. Has good corrosion resistance and mould resistance.
The device of the present invention is also provided with interfaces on the outside, as shown in fig. 3, the device interfaces are arranged in two rows, the first row sequentially from left to right: external reference input (SMA), BD input (SMA), radio frequency output 2 (N-50K), radio frequency output 1 (N-50K), radio frequency input 2 (N-50K) and radio frequency input 1 (N-50K); the second row sequentially comprises from left to right: time code input (aerial plug), debugging port (aerial plug), VGA/USB (aerial plug), USB 3.0 (aerial plug), gigabit network port (aerial plug) and power input.
All external interfaces of the equipment are arranged on one side of the case, so that the equipment is convenient to deploy and manage. The radio frequency input/radio frequency output interface which can be plugged and unplugged frequently is arranged on the upper right side, so that the use habit of a human body is met. Interfaces which are not frequently plugged, such as power input, VGA/USB interfaces and the like, are firm in aerial plug using mode and are not easy to fall off.
The dual-channel receiving card of the equipment comprises a receiving channel unit, a first local oscillator unit, a first clock management unit and a first control and power supply unit. As shown in fig. 4.
A time limiter is added at the radio frequency input end, so that the function of resisting large signals is ensured. Signals of the part of 30 MHz-6 GHz input from the outside are selected by a switch after passing through a protection module, and the switch finishes time-sharing processing of frequency bands of 30 MHz-2510 MHz and 2530MHz-6000 MHz after finishing a general mode and an attenuation mode. And then generates an intermediate frequency signal after amplification, filtering and twice mixing.
The first local oscillation unit comprises two local oscillations and generates local oscillation signals required by frequency mixing. The first clock management unit provides a clock reference for the local oscillator.
The dual-channel transmitting card comprises a transmitting channel unit, a second local oscillator unit, a second clock management unit and a second control and power supply unit. As shown in fig. 5.
And after common mode rejection processing, the intermediate frequency signal is filtered, amplified and ALC processed, and then frequency conversion is carried out twice to realize a radio frequency signal of 30 MHz-6 GHz.
The second local oscillation unit comprises two local oscillations and generates local oscillation signals required by frequency mixing. The second clock management unit provides a clock reference for the local oscillator.
The dual-channel FMC receiving module of the apparatus of the present invention is shown in fig. 6, and the dual-channel FMC receiving module mainly completes analog-to-digital and digital-to-analog conversion of the intermediate frequency signal. The circuit mainly comprises a first trigger circuit, a first clock circuit and an ADC.
The dual-channel FMC transmission module of the device of the present invention is mainly composed of a second trigger circuit, a second clock circuit and a DAC, as shown in fig. 7.
The digital signal processing carrier plate of the equipment mainly comprises a signal processing FPGA, a DDR3, a FLASH, a power supply module, an FMC connector and a PCIE interface. As shown in fig. 8.
The power module supplies power to the whole module, the FPGA is a main chip and is responsible for finishing a series of work of signal processing and PCIE interface control, the DDR3 is matched with the FPGA to cache data, the FLASH chip stores programs of the FPGA to finish initial power-on configuration, the FMC connector is connected with the double-channel FMC daughter card to transmit data and a reference clock, and the PCIE interface is responsible for data communication with the single-board computer and transmitting radio frequency control signals
The working principle of the signal processing system of the present invention is shown in fig. 9, and the signal processing functions are mainly divided into modules such as data receiving and wideband DDC, narrowband DDC, data playback, data framing, radio frequency control, status monitoring, command distribution, time system/BD analysis, and PCIE interface. The command distribution interface is responsible for receiving commands issued by the upper computer in a register writing mode and controlling modules such as a radio frequency module, a receiving module, a playback module and the like; the radio frequency control module is mainly responsible for controlling frequency points and gains of radio frequency receiving and transmitting channels; the state monitoring module collects information of radio frequency and intermediate frequency board cards of the equipment, such as temperature, locking state and the like, and reports the information; and the time system/BD analysis module is responsible for analyzing the external time system equipment and the BD module and uploading the time scale and the position information to the framing module.
The device of the invention is also connected with an upper computer through an interface, and software adopts a layered design idea to definitely separate functions, logics and device operations and solidify interfaces among layers. And classifying according to the cohesion of board card operation by adopting a modular design method, and respectively designing software modules. The main components are shown in fig. 10.
Hardware layer: the hardware layer completes the driving function of the hardware equipment, a driving program is developed based on an operating system such as win732bit/64bit, windows Server2012/2008 64bit and the like, the development environment adopts C language, and the development environment is Visual Studio2017.
A control layer: the control layer completes the interaction between the driving layer and the application layer, provides a relevant read-write control program, a data transmission control program, a state monitoring program and the like of the application layer in a standard interface function mode, and completes relevant scheduling in a matching mode.
An application layer: the application layer completes human-computer interaction interfaces such as signal acquisition display control, frequency spectrum scanning display control, signal playback display control and the like.
When the device is used, the device is opened to collect upper computer software, a user can select the data type to be collected on an interface, the data type comprises two channels of AD data, broadband DDC data, narrowband DDC data and FFT data, and the device can be configured with frequency point bandwidth and the like. The oscilloscope mode is selected to observe the waveform but not save, and the storage is selected to save. And after the acquisition is started by clicking, the equipment configures the dual-channel receiving card and the data processing card, and then displays the received data and stores the card to be landed. Parameters such as data type, frequency point, bandwidth, radio frequency gain and the like can be changed during acquisition. The specific working process of the device acquisition is shown in fig. 11.
The method comprises the steps that the software of a playback upper computer of the equipment is opened, a user can select a data file to be played back in an interface, the type, frequency point and bandwidth of data to be played back of two channels are set, the equipment for starting playback is clicked to configure a two-channel transmitting card and a data processing card, data are read from a storage card to be displayed and issued, and the issued data are transmitted through the data processing card and a radio frequency card. Parameters such as frequency point, bandwidth and radio frequency gain can be changed in the playback process. Device acquisition and playback may occur simultaneously. The specific working process of the device playback is shown in fig. 12.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents, improvements and the like that fall within the spirit and principle of the present invention are intended to be included therein.
Claims (10)
1. A kind of dual channel high speed simulation gathers the playback device, characterized by that: the system comprises a case, and a radio frequency transceiving system, a signal processing system and a display control storage system which are arranged in the case; the radio frequency transceiving system comprises a double-channel receiving card and a double-channel playback card; the signal processing system comprises a digital signal processing carrier plate, a dual-channel FMC receiving module and a dual-channel FMC transmitting module; the display control storage system comprises a data storage card and a single-board computer; the radio frequency receiving and transmitting system is connected with the signal processing system, and the signal processing system is connected with the display control storage system.
2. The dual-channel high-speed analog acquisition playback device of claim 1, wherein: the chassis is designed in a modularized integrated mode, the size of the chassis is 360mm, 280mm, 221.5mm, the main material of the chassis is 2A12 hard aluminum alloy, standard parts are all stainless steel 1Cr18Ni9Ti, and the surface of the chassis is treated to be conductive, oxidized and sprayed with black conformal paint.
3. The dual-channel high-speed analog acquisition playback device of claim 1, wherein: the outside one side of quick-witted case still is equipped with the interface, and the interface arranges to two rows, and first row from left to right is in proper order: external reference input (SMA), BD input (SMA), radio frequency output 2 (N-50K), radio frequency output 1 (N-50K), radio frequency input 2 (N-50K) and radio frequency input 1 (N-50K); the second row sequentially comprises from left to right: time code input (aerial plug), debugging port (aerial plug), VGA/USB (aerial plug), USB 3.0 (aerial plug), gigabit network port (aerial plug) and power input.
4. The dual-channel high-speed analog acquisition playback device of claim 1, wherein: the dual-channel receiving card comprises a receiving channel unit, a first local oscillation unit, a first clock management unit and a first control and power supply unit.
5. The dual-channel high-speed analog acquisition playback device of claim 1, wherein: the dual-channel transmitting card comprises a transmitting channel unit, a second local oscillation unit, a second clock management unit and a second control and power supply unit.
6. The dual-channel high-speed analog acquisition playback device of claim 1, wherein: the dual-channel FMC receiving module comprises a first trigger circuit, a first clock circuit and an ADC module.
7. The dual-channel high-speed analog acquisition playback device of claim 1, wherein: the dual-channel FMC transmitting module comprises a first trigger circuit, a first clock circuit and a DAC module.
8. The dual-channel high-speed analog acquisition playback device of claim 1, wherein: the digital signal processing carrier plate comprises a signal processing FPGA, a DDR3, a FLASH, a power supply module, an FMC connector and a PCIE interface.
9. The dual-channel high-speed analog acquisition playback device of claim 3, wherein: the equipment is connected with an upper computer through an interface.
10. The dual-channel high-speed analog acquisition playback device of claim 1, wherein: the upper computer is provided with driving software, the driving software is designed in a layered mode, a hardware layer completes a hardware device driving function, the driving program is developed based on a win7 bit/64bit and Windows Server2012/2008 64bit operating system, a C language is adopted in a development environment, the development environment is Visual Studio2017, a control layer completes interaction between the driving layer and an application layer, a relevant reading and writing control program, a data transmission control program and a state monitoring program of the application layer are provided in a standard interface function mode, and the application layer completes signal acquisition display control, frequency spectrum scanning display control and signal playback display control.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211487928.8A CN115865688A (en) | 2022-11-25 | 2022-11-25 | Double-channel high-speed analog acquisition playback equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211487928.8A CN115865688A (en) | 2022-11-25 | 2022-11-25 | Double-channel high-speed analog acquisition playback equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115865688A true CN115865688A (en) | 2023-03-28 |
Family
ID=85666237
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211487928.8A Pending CN115865688A (en) | 2022-11-25 | 2022-11-25 | Double-channel high-speed analog acquisition playback equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115865688A (en) |
Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101604541A (en) * | 2009-06-24 | 2009-12-16 | 北京理工大学 | Two-channel digital radio-frequency memory board |
| WO2011045506A1 (en) * | 2009-10-12 | 2011-04-21 | France Telecom | Processing of sound data encoded in a sub-band domain |
| CN105281795A (en) * | 2015-10-30 | 2016-01-27 | 兰州大学 | Multifunctional double-channel FM receiving device |
| CN107390109A (en) * | 2017-06-09 | 2017-11-24 | 苏州迅芯微电子有限公司 | The automatically testing platform and its Software Architecture Design method of high-speed ADC chip |
| WO2018039844A1 (en) * | 2016-08-29 | 2018-03-08 | 陈立康 | Holographic stereo sound system |
| CN108490803A (en) * | 2018-02-07 | 2018-09-04 | 北京国电高科科技有限公司 | A kind of test emulation system |
| CN108491157A (en) * | 2018-02-07 | 2018-09-04 | 北京国电高科科技有限公司 | A kind of general signal processing platform |
| US20190207631A1 (en) * | 2018-01-03 | 2019-07-04 | Morgan State University | Multi-band multi-mode software defined radio |
| CN210351129U (en) * | 2019-09-27 | 2020-04-17 | 无锡智鸿达电子科技有限公司 | Dual-channel ADC/DAC board card based on FMC |
| CN112416831A (en) * | 2019-10-09 | 2021-02-26 | 上海矢元电子有限公司 | High-speed signal acquisition, storage and processing system |
| CN213690585U (en) * | 2020-09-18 | 2021-07-13 | 武汉能钠智能装备技术股份有限公司 | High-speed signal acquisition playback device and system |
| CN215117509U (en) * | 2021-03-16 | 2021-12-10 | 嘉兴军创电子科技有限公司 | Multi-path high-speed acquisition playback daughter card based on FMC + connector |
| CN216145101U (en) * | 2021-07-09 | 2022-03-29 | 合肥阿拉贝塔电子科技有限公司 | Double-channel high-speed data playback device |
| CN114422410A (en) * | 2021-12-29 | 2022-04-29 | 中电科思仪科技(安徽)有限公司 | Multi-channel signal processing device and method |
-
2022
- 2022-11-25 CN CN202211487928.8A patent/CN115865688A/en active Pending
Patent Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101604541A (en) * | 2009-06-24 | 2009-12-16 | 北京理工大学 | Two-channel digital radio-frequency memory board |
| WO2011045506A1 (en) * | 2009-10-12 | 2011-04-21 | France Telecom | Processing of sound data encoded in a sub-band domain |
| CN105281795A (en) * | 2015-10-30 | 2016-01-27 | 兰州大学 | Multifunctional double-channel FM receiving device |
| WO2018039844A1 (en) * | 2016-08-29 | 2018-03-08 | 陈立康 | Holographic stereo sound system |
| CN107390109A (en) * | 2017-06-09 | 2017-11-24 | 苏州迅芯微电子有限公司 | The automatically testing platform and its Software Architecture Design method of high-speed ADC chip |
| US20190207631A1 (en) * | 2018-01-03 | 2019-07-04 | Morgan State University | Multi-band multi-mode software defined radio |
| CN108491157A (en) * | 2018-02-07 | 2018-09-04 | 北京国电高科科技有限公司 | A kind of general signal processing platform |
| CN108490803A (en) * | 2018-02-07 | 2018-09-04 | 北京国电高科科技有限公司 | A kind of test emulation system |
| CN210351129U (en) * | 2019-09-27 | 2020-04-17 | 无锡智鸿达电子科技有限公司 | Dual-channel ADC/DAC board card based on FMC |
| CN112416831A (en) * | 2019-10-09 | 2021-02-26 | 上海矢元电子有限公司 | High-speed signal acquisition, storage and processing system |
| CN213690585U (en) * | 2020-09-18 | 2021-07-13 | 武汉能钠智能装备技术股份有限公司 | High-speed signal acquisition playback device and system |
| CN215117509U (en) * | 2021-03-16 | 2021-12-10 | 嘉兴军创电子科技有限公司 | Multi-path high-speed acquisition playback daughter card based on FMC + connector |
| CN216145101U (en) * | 2021-07-09 | 2022-03-29 | 合肥阿拉贝塔电子科技有限公司 | Double-channel high-speed data playback device |
| CN114422410A (en) * | 2021-12-29 | 2022-04-29 | 中电科思仪科技(安徽)有限公司 | Multi-channel signal processing device and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109194360B (en) | 16-channel digital multi-beam transceiving front-end component | |
| US10674374B2 (en) | Portable spectrum recording and playback apparatus and associated site model | |
| CN109783418B (en) | High-speed acquisition and waveform storage analysis system for broadband signals | |
| CN107733472A (en) | The adaptive method to set up of radio frequency identification frequency and system, control device | |
| CN108491157A (en) | A kind of general signal processing platform | |
| CN108490803B (en) | Test simulation system | |
| CN104237905A (en) | Big Dipper detector | |
| CN107843768A (en) | A kind of novel hand-held spectrum monitoring device | |
| CN114609593B (en) | Harmonic radar based on FPGA and deep learning | |
| CN115865688A (en) | Double-channel high-speed analog acquisition playback equipment | |
| CN109343014B (en) | Apparatus and method for testing T/R component of phased array radar | |
| CN113259021A (en) | Automatic receiving and dispatching testing device for portable aviation radio station | |
| CN113343621A (en) | Automatic test system of short wave comprehensive digital platform | |
| CN208477509U (en) | A kind of general signal processing platform | |
| CN202393829U (en) | Satellite earth station intermediate frequency signal frequency spectrum automatic monitoring analyzer | |
| CN203434991U (en) | GSMR-R network interference signal acquisition and processing device | |
| CN104426578A (en) | Transceiver | |
| CN111130545B (en) | Digital-analog hybrid microsystem DAC/ADC unit loop test system | |
| CN207586313U (en) | A kind of novel hand-held spectrum monitoring device | |
| CN218549902U (en) | Novel short wave plate card formula receiver | |
| CN107919925B (en) | Radio monitoring device and system | |
| CN201805428U (en) | High-speed digital and analog integrated optical transceiver | |
| CN216086660U (en) | Portable X-waveband spread-spectrum measurement and control ground test equipment | |
| CN206321707U (en) | A kind of spectrum analyzer of PCIE standards subcard form | |
| CN117437822A (en) | Interference suppression subsystem |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |