CN108491157A - A kind of general signal processing platform - Google Patents
A kind of general signal processing platform Download PDFInfo
- Publication number
- CN108491157A CN108491157A CN201810124496.1A CN201810124496A CN108491157A CN 108491157 A CN108491157 A CN 108491157A CN 201810124496 A CN201810124496 A CN 201810124496A CN 108491157 A CN108491157 A CN 108491157A
- Authority
- CN
- China
- Prior art keywords
- signal processing
- programmable gate
- gate array
- processing module
- field programmable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012545 processing Methods 0.000 title claims abstract description 106
- 102100029368 Cytochrome P450 2C18 Human genes 0.000 claims abstract description 34
- 101000919360 Homo sapiens Cytochrome P450 2C18 Proteins 0.000 claims abstract description 34
- 238000005070 sampling Methods 0.000 claims abstract description 11
- 230000001360 synchronised effect Effects 0.000 claims description 11
- 238000012544 monitoring process Methods 0.000 claims description 7
- 238000001914 filtration Methods 0.000 claims description 5
- 238000012937 correction Methods 0.000 claims description 3
- 238000007667 floating Methods 0.000 claims description 3
- 230000013011 mating Effects 0.000 claims description 3
- 238000000034 method Methods 0.000 claims description 3
- 238000002156 mixing Methods 0.000 claims description 3
- 230000008569 process Effects 0.000 claims description 3
- 241001274660 Modulus Species 0.000 claims 1
- 239000007787 solid Substances 0.000 claims 1
- 238000004891 communication Methods 0.000 abstract description 6
- 238000013461 design Methods 0.000 description 17
- 238000005516 engineering process Methods 0.000 description 11
- 230000006870 function Effects 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 7
- 238000012360 testing method Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 4
- 238000004088 simulation Methods 0.000 description 4
- 230000006872 improvement Effects 0.000 description 3
- 238000005457 optimization Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 241000208340 Araliaceae Species 0.000 description 1
- 235000005035 Panax pseudoginseng ssp. pseudoginseng Nutrition 0.000 description 1
- 235000003140 Panax quinquefolius Nutrition 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000009795 derivation Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 235000013399 edible fruits Nutrition 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 235000008434 ginseng Nutrition 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000004064 recycling Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/05—Digital input using the sampling of an analogue quantity at regular intervals of time, input from a/d converter or output to d/a converter
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/38—Universal adapter
- G06F2213/3852—Converter between protocols
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Computer Hardware Design (AREA)
- Logic Circuits (AREA)
Abstract
The present invention provides a kind of general signal processing platform, it includes CPCI support plates and CPCI computers, the CPCI support plates include field programmable gate array and two FMC mounting grooves positions, one intermediate frequency FMC daughter boards and a high speed FMC daughter boards are installed respectively, intermediate frequency FMC daughter boards include 1 road intermediate frequency output interface, 2 road intermediate frequency input interfaces and bandpass filter and intermediate frequency amplifier on two FMC slots positions；High speed FMC daughter boards include 4 road 720M intermediate frequencies output interfaces, 2 road 720M intermediate frequencies input interfaces and bandpass filter.The present invention can replace front-end collection, output circuit, expansion interface type and quantity as needed；Generation broadband signal can be received, radio frequency bandpass sampling can be directly carried out, be more suitable for the demand of software radio, it is sufficient to meet the needs of common observing and controlling, communication, Radar Signal Processing algorithm.
Description
Technical field
The present invention relates to communication device, specifically a kind of general signal processing platform.
Background technology
The structure type of compact PCI (Compact Peripheral Component Interconnect, CPCI),
It is a kind of bus interface standards that International Industry computer manufacture person federation puts forward in 1994, is to be with PCI electrical codes
The High performance industrial bus of standard.The CPU and peripheral hardware of CPCI is identical, and the use of CPCI systems and biography with standard PCI
The identical chip of system pci system, fire wall and related software.One standard PCI plug-in card is converted to CPCI plug-in cards to be almost not required to
It redesigns, as long as physically redistributing.The electrical code of cpci bus=pci bus+standard needle in brief
Hole connector (IEC-1076-4-101)+Eurocard specification (IEC297/IEEE 1011.1).
The appearance of CPCI not only allows many originally technologies based on PC such as CPU, hard disk and matured product that can continue
Using also due to having done significant improvement in places such as interfaces so that had using the server of CPCI technologies, industrial PC etc.
High reliability, highdensity advantage.CPCI is the High performance industrial bus developed based on PCI electrical codes, is suitable for 3U and 6U
The circuit plugboard of height designs.CPCI circuit plugboards are inserted into cabinet from front, and the outlet of I/O data can be connecing on front panel
The backboard of mouth or cabinet.CPCI technologies are by being transformed on PCI technical foundation, and specific there are three aspects：When
Continue to use PCI local bus technologies；Second is that abandon PCI traditional mechanical structures, using instead can by the height of 20 years practice tests
By European card structure, radiating condition is improved, anti-vibrating and impact ability is improved, meets EMC Requirements；Third, abandoning
The golden finger type interconnection mode of PCI uses the pin hole connector of 2mm density instead, has air-tightness, anti-corrosive properties, further improves
Reliability, and increase load capacity.CPCI has hot-swappable, high open, high reliability.It is most prominent in CPCI technologies
Go out, most attraction the characteristics of be hot plug.In short, being exactly to extract or be inserted under conditions of operating system does not power off
Functional template, a kind of technology of the normal work without destroying system.Hot plug is always the requirement of telecommunications application, is also each
A industrial automation system is craved for.Its realization is：The pin contact pin of three kinds of different lengths is used in structure so that template
When inserting or pull out, power supply and ground connection, pci bus signal, hot plug enabling signal sequentially carry out；Using Bus isolation device and
The soft start of power supply；On software, operating system will have plug-and-play feature.At present cpci bus hot plug technology from
Basic hot-swap technology develops to high availability direction.
With the diversification of the market demand, for complicated circuit design, more stringent requirements are proposed, is not difficult to find out very much
When changed when certain specific small functional requirements, one piece of huge circuit version of function has resulted in the wasting of resources, and
And also result in corresponding economic loss.It is designed based on support plate and FMC subcard interconnection architectures, user demand not only may be implemented
A variety of independent individual event functions, but also broken the limitation to the element area of subcard pcb board so that design work is cleverer
It is living, it is required to meet the different of user.
FMC standards describe a general module, it is with a certain range of application, and environment and market are target.
The standard is developed by the alliance of company including FPGA manufacturers and end user, it is intended to provide standard to carry the FPGA on card
Subcard size, connector and module interface.I/O interfaces are detached with FPGA in this way, not only simplify I/O interface moulds
Block designs, while also maximising the recycling rate of waterused for carrying card.FMC standards with using PCI, CPCI, PCI-X, PCI-E or
The complex interfaces such as SerialRapidIO are connected to PMC with the XMC standard differences for carrying card, and FMC standards only require core I/O transmitting-receivings
Device circuit is connected directly to the FPGA carried on card.The design of FMC submodules, by cancelling fixed protocol, minimum system
Support and flexible pin assignment, reduce the energy and resource of design to the maximum extent.Efficiency can be improved by doing so, and
Many significant advantages are brought in design reusing, data throughout, more I/O, compatibility, stability etc..
But there has been no be combined above-mentioned CPCI and FMC boards in the prior art, to utilize the two respectively advantages
System or platform, that there are individual event functions is respectively independent for existing communications platform, and component side accumulates in limitation, cannot meet more
The problems such as firstization demand.
Invention content
In view of the above-mentioned problems in the prior art, the present invention provides a kind of general signal processing platform.
General signal processing platform of the present invention selects the design based on CPCI support plates Yu FMC daughter board interconnection architectures,
A variety of independent individual event functions of user demand not only may be implemented, but also broken the limit to the element area of subcard pcb board
System so that design work is more flexible, is required to meet the different of user.
The present invention uses a kind of general signal processing platform comprising CPCI support plates and CPCI computers, the CPCI are carried
Plate includes field programmable gate array and two FMC mounting grooves positions, and an intermediate frequency FMC is installed respectively on described two FMC slots position
Daughter board and a high speed FMC daughter boards, the intermediate frequency FMC daughter boards include 1 road intermediate frequency output interface, 2 road intermediate frequency input interfaces and
Bandpass filter and intermediate frequency amplifier；The high speed FMC daughter boards are defeated including 4 road 720M intermediate frequencies output interfaces, 2 road 720M intermediate frequencies
Incoming interface and bandpass filter.
Preferably, in the intermediate frequency FMC daughter boards, analog-digital converter therein selects the 16-bit's of twin-channel TI
ADS42LB69, the ADS42LB69 maximums sample frequency are that the full amplitude of 250MSPS inputs is 2.5Vpp；Intermediate frequency output interface is suitable
It is exported with 70M intermediate frequencies and is realized by using digital analog converter device AD9788, externally input clock can be passed through inside
It is the digital analog converter that there are 16Bit data to input that work clock, the AD9788 are used as after PLL frequencys multiplication, and inside can carry out
2/4/8 times of interpolation and filtering have multiple-working mode.
Preferably, it is 102MHz that jump signal bandwidth is expanded in the input of the intermediate frequency input interface in the high speed FMC daughter boards,
Digitlization to inputting echo-signal is realized using the structure of intermediate frequency quadrature demodulator and analog-digital converter, wherein intermediate frequency is just
The ADRF6850 for handing over demodulator selection ADI companies, inside be integrated with can fractional frequency division PLL and VCO, only need to provide frequency
With reference to that can generate local mixing carrier wave in inside, from external input difference carrier, analog-digital converter chip selects ADI companies
AD9691, is binary channels, 14,1.25GSPS analog-digital converters, built-in piece internal inner ring and sampling hold circuit, kernel
Using multistage, differential pipeline framework, and be integrated with output error correction logic, the AD9691 support by SPI interface to its into
Row parameter configuration, including programmable-gain, sample-offset, sample offset etc., SPI configuration pins and field programmable gate array phase
Even, running parameter configuration management and status monitoring are carried out to it by field programmable gate array.
Preferably, the medium frequency output end mouth in the high speed FMC daughter boards uses intermediate frequency quadrature demodulator and analog-to-digital conversion
The structure of device, the selection of Low Medium Frequency digital analog converter pio chip using ADI companies AD9144, be four-way, 16, it is high dynamic
State range digital analog converter provides 2.8GSPS highest sampling rates, supports that input data rate is more than 1GSPS, has low spurious
It is designed with distortion, supports double DAC patterns, multi-chip synchronization, fixed delay, number generator delay compensation, when built-in phaselocked loop
Clock frequency multiplier and digital inverse sinc filter, also provide SPI interface, allow to be programmed inner parameter and readback, wherein
SPI configuration pins are connected with the XC6SLX100 of field programmable gate array, and work ginseng is carried out to it by field programmable gate array
Number configuration management and status monitoring；The ADRF6720-27 of mating quadrature modulator selection ADI companies with AD9144, including
Portion be integrated with can fractional frequency division PLL and VCO.
Preferably, the CPCI support plates further include 4 road low speed DA output interfaces, it is a digital signal processing module, one multiple
Miscellaneous programmable logic device, a synchronous DRAM and Clock management chip, wherein the complex programmable logic
Device is used for the Configuration Online to the field programmable gate array and the digital signal processing module, work clock on support plate
It configuration and synchronizes the dynamic RAM by external and is connected on the EMIF mouths of the digital signal processing module,
In, the EMIF interfaces can realize the connection of the digital signal processing module and different kinds of memory, and the scene can
Programming gate array is also connected to the EMIF mouthfuls of the digital signal processing module so that the digital signal processing module energy
Enough access the internal resource of the field programmable gate array.
Preferably, further including identical 32 tunnel of LVTTL input/output interfaces of structure, the identical LVDS inputs of 16 line structures
The input of 10M clocks and 1 road 10M clocks output outside output interface, 1 tunnel.
Preferably, the digital signal processing module is the floating-point operation digital signal processing module of TI companies, HPI
Interface is connected with the Complex Programmable Logic Devices, on the EMIF mouths of the digital signal processing module plug-in two pieces it is external
The dynamic RAM is simultaneously connected with field programmable gate array simultaneously, and the program of the digital signal processing module passes through
Described HPI mouthfuls is configured, and described HPI mouthfuls is directly connected with the Complex Programmable Logic Devices.
Preferably, synchronous DRAM described in the digital signal processing module configuration 128M BYTE pieces, together
The EMIF interfaces of Shi Suoshu digital signal processing modules are connected on the I/O pins of the field programmable gate array, for visiting
Ask the internal resource of the field programmable gate array, the digital signal processing module is to the synchronous DRAM
Access with the field programmable gate array is distinguished by chip selection signal, and the digital signal processing module is good to floating
Points are handled and completion status converts the control of more complicated process, are mainly used for ranging processing unit distance
It resolves.
Preferably, further include a FLASH memory, for store the configuration information of the field programmable gate array with
And the calibration information of board, the FLASH memory select the FLASH memory ST39VF6401 of 64M Bit, when configuration, needs
The data in FLASH can be updated by pci interface.
Preferably, Complex Programmable Logic Devices configuration ground is for grasping pci bus, address bus into row decoding
Make, carrying out local decoding by the Complex Programmable Logic Devices enables to computer that can realize institute by pci bus
State the dynamic load of field programmable gate array and the digital signal processing module firmware program, the complex programmable logic
Device has the work clock of itself.
Signal processing platform of the present invention is relatively advanced in similar-type products, is mainly manifested in following side
Face：
(1) it is directed to no communication system, the analog circuit of front end has the variation demand of bigger, general signal processing flat
There are two FMC interfaces for platform tool, can replace front-end collection, output circuit, expansion interface type and quantity as needed；
(2) high speed FMC daughter boards front end carries Up/Down Conversion device, Up/Down Conversion frequency coverage L and S-band, in simple application
In can directly transmit and receive radiofrequency signal, without individually buying special Up/Down Conversion device, save cost and space, advantage be bright
It is aobvious.The function does not have on original platform.
(3) there is high-speed AD, DA in high speed acquisition board, generation broadband signal can be received, can directly carry out radio frequency band
Logical sampling, is more suitable for the demand of software radio, this index is in forefront in existing market available data processing platform；It adopts
With high-performance Vritex 7XC7SX690T FPGA, data-handling capacity is powerful, flat in data processing currently sold on the market
Forefront is in platform, it is sufficient to meet the needs of common observing and controlling, communication, Radar Signal Processing algorithm.
Description of the drawings
Fig. 1 is the structure chart of general signal processing platform of the present invention；
Fig. 2 is the front-end circuit figure of ADS42LB69 in general signal processing platform of the present invention；
Fig. 3 is the uplink output front-end circuit figure of intermediate frequency output interface in general signal processing platform of the present invention；
Fig. 4 is output driver circuit figure in general signal processing platform of the present invention；
Fig. 5 is the schematic diagram that AD9788 clocks input in general signal processing platform of the present invention；
Fig. 6 is that binary channels DAC is connected with the signal of analog quadrature modulation in general signal processing platform of the present invention
Reference circuit figure.
Specific implementation mode
To make those skilled in the art more fully understand technical scheme of the present invention, below in conjunction with the accompanying drawings and specific embodiment party
Formula elaborates to the present invention.
The embodiment of the present invention is related to a kind of general signal processing platform, in order to simplify design, realizes preferably compatibility,
It needs to consider comprehensively when hardware design in general signal processing platform so that general signal processing platform can support ground
Two kinds of equipment of simulator on simulator and star, while each equipment can support incoherent/two-way Spread-spectrum TTC System, observing and controlling number
It passes framework for intergration, expand frequency-hopping mode, it is completely compatible on hardware configuration.
The general signal processing platform that the present embodiment is related to can send intermediate-freuqncy signal, specifically include telecommand, ranging
Signal, telemetered signal, while receiving intermediate frequency signal specifically include telemetered signal, distance measuring signal, telecommand, additionally it is possible to generate
With the necessary auxiliary signal of reception.
Specifically, as shown in Figure 1, the general signal processing platform includes CPCI support plates 1 and CPCI computers 2, the CPCI
Support plate 1 includes field programmable gate array 3 (Field-Programmable Gate Array, FPGA) and two FMC peaces
An intermediate frequency FMC daughter boards 4 are installed on the two FMC slots positions in tankage position respectively, can realize 70M input and output and a high speed
FMC daughter boards 5 can realize 720M input and output, wherein intermediate frequency FMC daughter boards 4 include 1 road intermediate frequency output interface, 2 road intermediate frequencies
Input interface and bandpass filter and intermediate frequency amplifier；High speed FMC daughter boards 5 include 4 road 720M intermediate frequencies output interfaces, 2 tunnels
720M intermediate frequencies input interface and bandpass filter.Wherein, FMC refers to FPGA Mezzanine Card, is application range, suitable
The general module for answering environmental field and market segment range all very wide.
Field programmable gate array 3 (Field-Programmable Gate Array, FPGA) is believed as main intermediate frequency
Number processing apparatus is responsible for control and access, the data acquisition and output of each front-end circuit, is the core of IF processing unit,
Preferably, the model of field programmable gate array 3, which is chosen to be Xilinx companies, releases 7 platforms of Vritex, concrete model is special
Door carried out the XC7SX690T of optimization for data processing.The configuration of field programmable gate array 3 ground is for completing to periphery device
The accessing time sequence of part controls；The processing to downlink signal is completed, remote signal and ranging information are demodulated；Complete uplink signal
It generates, generates ranging and telecontrol analog signal；Realize the acquisition and modulation to low-speed parallel DA input signals；Complete low-speed parallel
The generation and output of DA output signals；Complete the generation of the control voltage of front-end circuit AGC；It tests the generation of PCM signal and connects
It receives；Distance measuring signal sends and receives；Send the simulation of signal Doppler frequency；Number communication number sends and receives.
In order to complete the exterior arrangement of field programmable gate array 3, realizes in the case where not opening cabinet, can pass through
Pci interface carries out hardware maintenance and upgrading, field programmable gate array 3 to equipment can be configured to Slave by wire jumper
Select MAP (parallel) configuration mode (CPLD configurations) or JTAG/Boundary-Scan
Configuration mode use JTAG/Boundary-Scan pattern configurations when debugging, can use ChipScope tools
FPGA is debugged, equipment FPGA programs use SelectMAP (parallel) configuration after finalizing the design almost
mode。
In intermediate frequency FMC daughter boards 4, the circuit structure of intermediate frequency input interface is as shown in Fig. 2, analog-digital converter ADC therein
It is that the full amplitude of 250MSPS inputs is to select the ADS42LB69 of the 16-bit of twin-channel TI, ADS42LB69 maximum sample frequencys
2.5Vpp；The circuit structure of intermediate frequency output interface is as shown in figure 3, it is applicable in the output of 70M intermediate frequencies and by using Analog
The high-speed A/D converter device AD9788 of Devices companies is realized, can externally input clock be passed through internal PLL frequencys multiplication
It is used as work clock afterwards.AD9788 have 16Bit data input digital analog converter, inside can carry out 2/4/8 times of interpolation and
Filtering has multiple-working mode.The base band data that AD9788 will be fed into carries out interpolation and filtering first, then can be directly defeated
Go out or orthogonal modulation after export.Modulated simulation output is current mode difference output, and the electric current representative value of output is
21.4mA, and being set between 8.6mA~31.6mA loads as 50 Ω impedances, is 1 by impedance ratio：Become after 1 transformer
Single-ended signal, by the passive bandpass filters 7BM65-70/T35 filtering of 70MHz, passive filter uses and uplink intermediate frequency is defeated
Enter the identical bandpass filter in channel, after thering is the Insertion Loss of 0.9dB, bandpass filter output to do AC coupled, uses emitter following circuit
It drives, is exported after serial matching, driving circuit matches as shown in figure 4, exporting for 50 Ω series connection, therefore the also 6dB of output signal
Decaying.It can be set it is required that output power is 0dBm~-60dBm, because output is 50 Ω series connection matching therefore can bring declining for 6dB
Subtract.So the output power of bandpass filter should be because output bandpass filter has the decaying of 0.9dB, AD9788 outputs
Power it is corresponding should be 6.9dBm~-53.1dBm, electric current in the corresponding 50 Ω impedances of when peak power output 6.9dBm
For：
Retain certain redundancy, the maximum output current that AD9788 is arranged is 30mA, you can meet output peak power output
The requirement of 0dBm,
Electric current is in the corresponding 50 Ω impedances of -53.1dBm：
When maximum output current is 30mA, the DA bit wides that output -59.1dBm power needs in 50 Ω impedances are：
N is natural number, can be obtained after derivation：
Modulated signal (resolution ratio of loss 4Bit) is indicated using the 12Bit of DAC, is capable of providing enough resolution ratio and is indicated
Modulated signal, the problem of signal quality degradation will not be caused.
So disclosure satisfy that the requirement that can be set between output power 0dBm~-60dBm in technology requirement using AD9788.
AD9788 output minimum resolution be：
The minimum resolution of AD9788 outputs is much smaller than the adjustable requirement of output power 1dB step-lengths.When the reference of AD9788
Clock inputs in a differential manner, and interface form is as shown in Figure 5.
It in high speed FMC daughter boards 5, for high speed intermediate frequency input interface, is required according to technology, input expands jump signal bandwidth and is
102MHz.Difficulty and if signal sampling demand are realized in the design for considering radio frequency down-conversion unit, using intermediate frequency quadrature solution
The design structure of device and high-speed AD converter is adjusted to realize the digitlization to inputting echo-signal.For design constraint,
Intermediate frequency quadrature demodulator selects the ADRF6850 of ADI companies.This quadrature demodulator inside be integrated with can fractional frequency division PLL
And VCO, need to only provide frequency reference can generate local mixing carrier wave in inside；Also more excellent phase can makes an uproar spy from external input
The difference carrier of property.The RF of ADRF6850 inputs frequency range：100MHz to 1000MHz can with LO output interfaces
Integrated fractional-N divide PLL and VCO, input P1dB are 12dBm (when 0dB gains), and input IP3 is 22.5dBm (when 0dB gains),
Noise coefficient is 11dB, can also may be programmed HD3/IP3 adjustment in addition, use base band 1dB bandwidth for 250MHz (broadband mode) and
50MHz (narrow band mode).720M input signals, the selection of analog-digital converter chip are acquired using high-speed AD converter simultaneously
The AD9691 of ADI companies.AD9691 is a binary channels, 14,1.25GSPS analog-digital converters.Buffering in piece built in the device
Device and sampling hold circuit, double-channel analog/digital converter kernel are integrated with output error correction using multistage, differential pipeline framework
Logic.Each ADC all has wide bandwidth input, supports the IF signal samplings for being up to 1.5GHz.Key property includes realizing
JESD204B encodes serial digital output, is 1.9W, SFDR=77dBFS (340MHz), signal-to-noise ratio (SNR) per channel total power consumption
For 63.4dBFS (340MHz, AIN=-1.0dBFS), noise density is -152.6dBFS/Hz, DC power supply using 1.25V,
2.50V and 3.3V, it is 400 Ω, 200 Ω, 100 Ω to have 1.58V p-p difference full scale input voltages, flexible termination impedance
With 50 Ω difference, 1.5GHz can use simulation input full power bandwidth and 95dB channel separations/crosstalk.
AD9691 supports to carry out it parameter configuration by SPI interface, including programmable-gain, sample-offset, sampling are partially
Move etc..SPI configuration pins are connected with FPGA, and running parameter configuration management and status monitoring are carried out to it by FPGA.
For the high speed medium frequency output end mouth in high speed FMC daughter boards 5, since required output IF frequency is higher, such as
Fruit is realized in such a way that high-speed A/D converter directly exports has larger technical difficulty and risk, and components selection
Also it can be very limited.Therefore, the technical measures taken in this programme are first to be exported signal to one with digital analog converter
Then it is defeated to be converted to required IF spot by a suitable Low Medium Frequency fIF0 using quadrature modulator for the low intermediate frequency signal
Go out.Signal link is as follows：
In view of this system has distance measurement function, in radio frequency Closed loop operation, in order to avoid generating phase in transmission process
Position error, therefore be considered as the output IF spot consistent with input intermediate-freuqncy signal, i.e., export 2 road 1.5GHz to Radio Frequency Subsystem
Intermediate-freuqncy signal.For directly playing operating mode, when needing directly to export 600MHz intermediate-freuqncy signals, then it need to only change positive intermodulation
The local frequency of device processed.
The selection of Low Medium Frequency digital analog converter pio chip uses the AD9144 of ADI companies.AD9144 is a four-way, 16
Position, high dynamic range digital analog converter, provide 2.8GSPS highest sampling rates.Digital analog converter output is by optimization, Ke Yiyu
The ADRF672x analogue quadrature moducator seamless interfacings of ADI companies.It supports that input data rate is more than 1GSPS, proprietary low miscellaneous
It dissipates and is designed with distortion, SFDR=82dBc (when DCIF, -9dBFS) has 8 channel JESD204B interfaces, supports double DAC patterns
(when 2.8GSPS) supports multi-chip synchronization, fixed delay, number generator delay compensation, optional 1x, 2x, 4x, 8x interpolation filter
Wave device, with input signal power detection function, the emergency braking function for protecting downstream analog circuit, built-in high-performance,
Low noise phase-locked loop clock frequency multiplier, embedded digital inverse sinc filter, have low-power consumption, in particular 1.6W (1.6GSPS),
1.7W(2.0GSPS)。
In addition, AD9144 provides SPI interface, allow to be programmed inner parameter and readback.SPI configuration pins and scene
The XC6SLX100 of programmable gate array 3 is connected, and running parameter configuration management and shape are carried out to it by field programmable gate array 3
State monitors.
The ADRF6720-27 of mating quadrature modulator selection ADI companies with AD9144.ADRF6720-27 collects in inside
At can fractional frequency division PLL and VCO, therefore need not additionally configure individual VCO devices, only need to provide frequency reference signal i.e.
It can.The Specifeca tion speeification of ADRF6720-27 includes：RF reference frequency outputs are 400MHz to 3000MHz, internal LO frequencies model
It is 10.8dBm (2140MHz) to enclose for 356.25MHz to 2855MHz, output P1dB, and output IP3 is 31.1dBm (2140MHz),
Carrier feed is -44.3dBm (2140MHz), and sideband is suppressed to -40.8dBc (2,140MHz), and bottom of making an uproar is -159.5dBm/Hz
(2140MHz), base band 1dB modulation bandwidths>1000MHz, base band input bias level for 2.68V, power supply 3.3V/425mA, together
When the tunable baluns of integrated form RF, allow single-ended RF to export, there is multinuclear integrated form VCO and HD3/IP3 optimization, there is sideband
Inhibit and carrier feed optimizes.
When working in acquisition playback mode or when real-time convolution playback mode, simulator to output and input IF frequency equal
For 1.5Ghz, it should ensure that if demodulator and IF modulator use identical local oscillation signal at this time.It is taken in the design
Mode is that IF modulator ADRF6720-27 is enabled to work in internal local oscillator pattern, according to the system frequency of input with reference to generation institute
The local oscillation signal needed, and export to if demodulator ADRF6820, ADRF6820 and work in external local oscillator pattern.
AD9144 and ADRF6720-27 are provided which SPI interface, allow to be programmed inner parameter and readback.SPI is configured
Pin is connected with 31 XC6SLX100 of field programmable gate array, and carrying out running parameter to it by field programmable gate array 3 matches
Set management and status monitoring.The reference connection circuit of AD9122 and ADRF6720-27 is as shown in Figure 6：
In addition, the CPCI support plates 1 further include 4 road low speed DA output interfaces 6, in addition to field-programmable on CPCI support plates 1
Further include a digital signal processing module 7 (DSP), 8 (Complex of a Complex Programmable Logic Devices except gate array 3
Programmable Logic Device, CPLD), a synchronous DRAM 9 (SDRAM) and Clock management chip
10, wherein Complex Programmable Logic Devices 8 is used to match field programmable gate array 3 and the online of digital signal processing module 7
It sets, work clock configures and external synchronous DRAM 9 (SDRAM) is connected to Digital Signal Processing mould on support plate
On the EMIF mouths of block 7, wherein EMIF interfaces can realize digital signal processing module 7 and different kinds of memory (SRAM,
Flash RAM, DDR-RAM etc.) connection, in addition, field programmable gate array 3 is also connected to digital signal processing module 7
EMIF mouthfuls so that digital signal processing module 7 is able to access that the internal resource of field programmable gate array 3.
In addition, general signal processing platform further includes identical 32 tunnel of LVTTL input/output interfaces of structure (customization back plate number
Measure expansible), configuration ground is for monitoring the output of PCM data and clock, when exterior PC M modulation, PCM clocks and data it is defeated
Enter, which is also used as the input of external remote control signal and the input of test signal, such as：Pps pulse per second signal, it is locking-typed
Number, I, Q test signal etc..In order to handle high speed PCM signal, general signal processing platform further includes the identical LVDS of 16 line structures
Input/output interface (customization back plate quantity is expansible), is mainly used for the input of high-speed data and clock.
General signal processing platform further includes the input of 10M clocks and 1 road 10M clocks output outside 1 tunnel, all the way when 10.23M
Clock inputs and clock output, and (clock can be configured to one of all program-controlled system when being operated in the two of AD, DA, FPGA if needed
Other frequency points), input clock can be automatically selected according to the priority of setting using clock on external clock or plate,
It can be inputted using external clock clock by software control selections or clock that board is included is as the clock source of system.
The digital signal processing module 7 is the floating-point operation digital signal processing module of TI companies, the Digital Signal Processing
The HPI interfaces of module 7 are connected with Complex Programmable Logic Devices 8, which is preferably model
TMS320C6747 chips, plug-in two pieces of external EEPRAM on the EMIF mouths of digital signal processing module 7 are used for digital signal
Processing module 7 it is interior from extension, the EMIF mouths of digital signal processing module 7 are connected with field programmable gate array 3 simultaneously, are used for
The program of data exchange between field programmable gate array 3, digital signal processing module 7 is configured by HPI mouthfuls,
HPI mouthfuls are directly connected with Complex Programmable Logic Devices 8, are decoded by Complex Programmable Logic Devices 8, at such digital signal
The configuration of module 7 is managed there is no need to pass through 3 transfer of field programmable gate array, but digital signal processing module 7 is wanted just
Often work, it is also necessary to the configuration of field programmable gate array 3 is first completed, because the clock of digital signal processing module 7 is by existing
What field programmable gate array 3 provided enables a computer to update 7 program of digital signal processing module by pci interface, completes
The dynamic load of 7 program of digital signal processing module, in order to increase the processing capacity of digital signal processing module 7, for number letter
Number processing module 7 configures the outer synchronous DRAM 9 of 128M BYTE pieces, the number that synchronous DRAM 9 is connected to
On the EMIF interfaces of word signal processing module 7, while the EMIF interfaces of digital signal processing module 7 are connected to field programmable gate
On the I/O pins of array 3, for accessing 3 internal resource of field programmable gate array, digital signal processing module 7 is dynamic to synchronizing
The access of state random access memory 9 and field programmable gate array 3 is distinguished by chip selection signal.Digital signal processing module 7
It is good at handling floating number and completion status converts the control of more complicated process, it is single is mainly used for ranging processing
The resolving of first distance.
Signal processing platform further includes a FLASH memory 11, the configuration information for storing field programmable gate array 3
And the calibration information of board, FLASH memory 11 select FLASH memory --- the ST39VF6401 of 64M Bit.When configuration
It is required to update the data in FLASH by pci interface.
In order to which the data exchange realized between computer uses PLX9054 as pci interface chip, pci bus is completed
The conversion of agreement and local bus agreement.PLX9054 supports 32-bit data/address bus, supports dma operation, supports hardware interrupts.
With faster reading and writing data speed, the requirement of ground checkout equipment data exchange disclosure satisfy that.
Complex Programmable Logic Devices 8 (CPLD) configuration ground for pci bus, address bus into operations such as row decodings,
The main purpose locally decoded using Complex Programmable Logic Devices 8 is to enable a computer to realize by pci bus
The dynamic load of 7 firmware program of field programmable gate array 3 and digital signal processing module, the upgrading of the hardware of such equipment and
The switching of operating mode can update the configurator of hardware by way of pci bus load, do not have to open cabinet, can complete
The upgrading of equipment.In addition, Complex Programmable Logic Devices 8 also configure for completes the access to clock managing chip and initially
Change, the clock of system wants normal work, it is necessary to correct clock can be exported after correctly configuration, complexity can
Programmed logic device 8 has the work clock of itself, and powering on can complete to configure, and be configured by Complex Programmable Logic Devices 8
Complete Clock management chip, after system clock works normally, system could work normally；Complex Programmable Logic Devices 8 also needs
Complete the read-write to 3 internal register of field programmable gate array.
The general signal processing platform that the present embodiment is related to is used in test emulation system, which includes
Two CPCI industrial personal computers and CPCI computers, general signal processing platform are loaded on every industrial personal computer as data processing unit,
Thought design of the test emulation system based on software radio, by loading different programs respectively as ground simulation device and star
Upper simulator uses, and different operating modes is realized by the algorithm kernel for loading different.
It is attached by the front panel of CPCI between general signal processing platform, when connecting interface includes 10MHz systems
Clock exports 1 tunnel, 10MHz clocks input 1 tunnel, and GTH/GTX transmits and receives each 7 pairs of interface.
Each general signal processing platform is connected by pci interface chip PLX9054 with CPCI computers 2, by pci bus
Protocol conversion be local bus agreement, pci interface chip output local bus signal by Complex Programmable Logic Devices 8 into
Row address decodes, and pci bus is completed by Complex Programmable Logic Devices 8 to field programmable gate array 3 and digital signal
The access of module 7HPI interfaces is managed, the load to 7 program of field programmable gate array 3 and digital signal processing module is completed, makes
Obtain update of the computer capacity enough by pci interface completion to firmware program.
Certainly, the above is the preferred embodiment of the present invention, it is noted that for the ordinary skill of the art
For personnel, various improvements and modifications may be made without departing from the principle of the present invention, these improvements and modifications
It is considered as protection scope of the present invention.
Claims (10)
1. a kind of general signal processing platform comprising CPCI support plates (1) and CPCI computers (2), CPCI support plates (1) packet
Field programmable gate array (3) and two FMC mounting grooves positions are included, intermediate frequency FMC is installed respectively on described two FMC slots position
Plate (4) and a high speed FMC daughter boards (5), the intermediate frequency FMC daughter boards (4) connect including 1 road intermediate frequency output interface, 2 road intermediate frequencies inputs
Mouth and bandpass filter and intermediate frequency amplifier；The high speed FMC daughter boards (5) include 4 road 720M intermediate frequencies output interfaces, 2 tunnels
720M intermediate frequencies input interface and bandpass filter.
2. general signal processing platform according to claim 1, which is characterized in that in the intermediate frequency FMC daughter boards (4),
Analog-digital converter therein selects the ADS42LB69 of the 16-bit of twin-channel TI, the ADS42LB69 maximums sample frequency to be
The full amplitude of 250MSPS inputs is 2.5Vpp；Intermediate frequency output interface is applicable in the output of 70M intermediate frequencies and by using digital analog converter device
AD9788 realizations, can be by externally input clock by being used as work clock after internal PLL frequencys multiplication, and the AD9788 is that have
The digital analog converter of 16Bit data input, inside can carry out 2/4/8 times of interpolation and filtering, have multiple-working mode.
3. general signal processing platform according to claim 1, which is characterized in that in the high speed FMC daughter boards (5)
The input of frequency input interface expands that jump signal bandwidth be 102MHz, using the structure of intermediate frequency quadrature demodulator and analog-digital converter come
Realize the digitlization to inputting echo-signal, wherein intermediate frequency quadrature demodulator selects the ADRF6850 of ADI companies, in inside
Be integrated with can fractional frequency division PLL and VCO, need to only provide frequency reference can generate local mixing carrier wave in inside, from outside
Input difference carrier wave, analog-digital converter chip select the AD9691 of ADI companies, are binary channels, 14,1.25GSPS moduluses turn
Parallel operation, built-in piece internal inner ring and sampling hold circuit, kernel are integrated with output using multistage, differential pipeline framework
Error correction logic, the AD9691 support to carry out it parameter configuration by SPI interface, including programmable-gain, sample-offset, adopts
Sample offset etc., SPI configuration pins are connected with field programmable gate array (3), and work is carried out to it by field programmable gate array (3)
Make parameter configuration management and status monitoring.
4. general signal processing platform according to claim 3, which is characterized in that in the high speed FMC daughter boards (5)
Frequency output port uses the structure of intermediate frequency quadrature demodulator and analog-digital converter, the selection of Low Medium Frequency digital analog converter pio chip to adopt
It is four-way, 16, high dynamic range digital analog converter with the AD9144 of ADI companies, 2.8GSPS highests sampling speed is provided
Rate supports that input data rate is more than 1GSPS, there is low spurious to be designed with distortion, supports double DAC patterns, multi-chip synchronous, solid
Fixed delay, number generator delay compensation, built-in phaselocked loop clock multiplier and digital inverse sinc filter also provide SPI and connect
Mouthful, allow to be programmed inner parameter and readback, wherein SPI configuration pins and field programmable gate array (3)
XC6SLX100 is connected, and running parameter configuration management and status monitoring are carried out to it by field programmable gate array (3)；With
The ADRF6720-27 of quadrature modulator selection ADI companies mating AD9144, inside be integrated with can fractional frequency division PLL
And VCO.
5. general signal processing platform according to claim 1, which is characterized in that the CPCI support plates (1) further include 4 tunnels
Low speed DA output interfaces (6), a digital signal processing module (7), a Complex Programmable Logic Devices (8), a synchronous dynamic with
Machine memory (9) and Clock management chip (10), wherein the Complex Programmable Logic Devices (8) is used for the scene
In the Configuration Online of programmable gate array (3) and the digital signal processing module (7), support plate work clock configure and will be outer
It sets and synchronizes the dynamic RAM (9) and be connected on the EMIF mouths of the digital signal processing module (7), wherein is described
EMIF interfaces can realize the connection of the digital signal processing module (7) and different kinds of memory, the field-programmable
Gate array (3) is also connected to the EMIF mouthfuls of the digital signal processing module (7) so that the digital signal processing module
(7) it is able to access that the internal resource of the field programmable gate array (3).
6. general signal processing platform according to claim 5, which is characterized in that further include the identical LVTTL of structure defeated
Enter 32 tunnel of output interface, the identical LVDS input/output interfaces of 16 line structures, the 10M clocks input of 1 tunnel outside and 1 road 10M clocks
Output.
7. general signal processing platform according to claim 6, which is characterized in that the digital signal processing module (7)
For the floating-point operation digital signal processing module of TI companies, HPI interfaces are connected with the Complex Programmable Logic Devices (8),
On the EMIF mouths of the digital signal processing module (7) the plug-in two pieces external dynamic RAMs (9) and simultaneously and
Field programmable gate array (3) is connected, and the program of the digital signal processing module (7) is configured by described HPI mouthfuls, institute
HPI mouthfuls are stated directly to be connected with the Complex Programmable Logic Devices (8).
8. general signal processing platform according to claim 5, which is characterized in that the digital signal processing module (7)
Synchronous DRAM (9) described in 128M BYTE pieces is configured, while the EMIF of the digital signal processing module (7) connects
Mouth is connected on the I/O pins of the field programmable gate array (3), for accessing the field programmable gate array (3)
Internal resource, the digital signal processing module (7) is to the synchronous DRAM (9) and the field programmable gate
The access of array (3) is distinguished by chip selection signal, and the digital signal processing module (7) is good at floating number
Reason and completion status convert the control of more complicated process, are mainly used for the resolving of ranging processing unit distance.
9. general signal processing platform according to claim 8, which is characterized in that further include a FLASH memory (11),
The calibration information of configuration information and board for storing the field programmable gate array (3), the FLASH memory
(11) the FLASH memory ST39VF6401 of 64M Bit is selected, when configuration is required to update in FLASH by pci interface
Data.
10. general signal processing platform according to claim 9, which is characterized in that the Complex Programmable Logic Devices
(8) configuration ground is carried out for carrying out decoded operation to pci bus, address bus by the Complex Programmable Logic Devices (8)
Local decoding enables to computer that can realize the field programmable gate array (3) and the number letter by pci bus
The dynamic load of number processing module (7) firmware program, the Complex Programmable Logic Devices (8) have the work clock of itself.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810124496.1A CN108491157A (en) | 2018-02-07 | 2018-02-07 | A kind of general signal processing platform |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810124496.1A CN108491157A (en) | 2018-02-07 | 2018-02-07 | A kind of general signal processing platform |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108491157A true CN108491157A (en) | 2018-09-04 |
Family
ID=63344745
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810124496.1A Pending CN108491157A (en) | 2018-02-07 | 2018-02-07 | A kind of general signal processing platform |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108491157A (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108490803A (en) * | 2018-02-07 | 2018-09-04 | 北京国电高科科技有限公司 | A kind of test emulation system |
| CN112422139A (en) * | 2020-11-20 | 2021-02-26 | 中国电子科技集团公司第二十九研究所 | Broadband down-conversion device |
| CN112492748A (en) * | 2021-01-14 | 2021-03-12 | 四川赛狄信息技术股份公司 | Missile-borne, airborne and vehicle-mounted data processing printed board |
| CN112684422A (en) * | 2020-11-30 | 2021-04-20 | 南京航天工业科技有限公司 | High-precision Doppler simulation device based on FPGA and implementation method thereof |
| CN112946583A (en) * | 2021-03-18 | 2021-06-11 | 广东纳睿雷达科技股份有限公司 | Intermediate frequency signal processing unit and digital phased array radar with same |
| CN113468100A (en) * | 2021-06-30 | 2021-10-01 | 展讯通信（上海）有限公司 | Daughter card and electronic equipment supporting FPGA prototype verification |
| CN114301511A (en) * | 2021-12-08 | 2022-04-08 | 北京微纳星空科技有限公司 | Processing method and device for high-speed uploading data and storage medium |
| CN115454918A (en) * | 2022-11-11 | 2022-12-09 | 成都航天通信设备有限责任公司 | CX9261 chip configuration method based on FPGA |
| CN115865688A (en) * | 2022-11-25 | 2023-03-28 | 天津光电通信技术有限公司 | Double-channel high-speed analog acquisition playback equipment |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN204178360U (en) * | 2014-10-15 | 2015-02-25 | 熊猫电子集团有限公司 | A kind of multiplexed signal sampling treatment circuit |
| CN105278404A (en) * | 2015-09-18 | 2016-01-27 | 广州北航新兴产业技术研究院 | Base-band device based on software radio |
| CN105915237A (en) * | 2016-06-21 | 2016-08-31 | 山东航天电子技术研究所 | Baseband and radio frequency integrated board card applied to software radio |
| CN106772292A (en) * | 2016-12-21 | 2017-05-31 | 成都国蓉科技有限公司 | One kind test calibration measure equipment calibration source |
| CN107508609A (en) * | 2017-07-31 | 2017-12-22 | 成都普诺科技有限公司 | C-band signal receiver with real-time acquisition function |
| CN107576944A (en) * | 2017-08-15 | 2018-01-12 | 成都普诺科技有限公司 | Change radiofrequency signal delay time remote analog system |
-
2018
- 2018-02-07 CN CN201810124496.1A patent/CN108491157A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN204178360U (en) * | 2014-10-15 | 2015-02-25 | 熊猫电子集团有限公司 | A kind of multiplexed signal sampling treatment circuit |
| CN105278404A (en) * | 2015-09-18 | 2016-01-27 | 广州北航新兴产业技术研究院 | Base-band device based on software radio |
| CN105915237A (en) * | 2016-06-21 | 2016-08-31 | 山东航天电子技术研究所 | Baseband and radio frequency integrated board card applied to software radio |
| CN106772292A (en) * | 2016-12-21 | 2017-05-31 | 成都国蓉科技有限公司 | One kind test calibration measure equipment calibration source |
| CN107508609A (en) * | 2017-07-31 | 2017-12-22 | 成都普诺科技有限公司 | C-band signal receiver with real-time acquisition function |
| CN107576944A (en) * | 2017-08-15 | 2018-01-12 | 成都普诺科技有限公司 | Change radiofrequency signal delay time remote analog system |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108490803A (en) * | 2018-02-07 | 2018-09-04 | 北京国电高科科技有限公司 | A kind of test emulation system |
| CN112422139A (en) * | 2020-11-20 | 2021-02-26 | 中国电子科技集团公司第二十九研究所 | Broadband down-conversion device |
| CN112684422B (en) * | 2020-11-30 | 2023-11-24 | 南京航天工业科技有限公司 | High-precision Doppler simulation device based on FPGA and implementation method thereof |
| CN112684422A (en) * | 2020-11-30 | 2021-04-20 | 南京航天工业科技有限公司 | High-precision Doppler simulation device based on FPGA and implementation method thereof |
| CN112492748A (en) * | 2021-01-14 | 2021-03-12 | 四川赛狄信息技术股份公司 | Missile-borne, airborne and vehicle-mounted data processing printed board |
| CN112492748B (en) * | 2021-01-14 | 2021-04-23 | 四川赛狄信息技术股份公司 | Missile-borne, airborne and vehicle-mounted data processing printed board |
| CN112946583A (en) * | 2021-03-18 | 2021-06-11 | 广东纳睿雷达科技股份有限公司 | Intermediate frequency signal processing unit and digital phased array radar with same |
| CN113468100A (en) * | 2021-06-30 | 2021-10-01 | 展讯通信（上海）有限公司 | Daughter card and electronic equipment supporting FPGA prototype verification |
| CN113468100B (en) * | 2021-06-30 | 2022-08-16 | 展讯通信（上海）有限公司 | Daughter card and electronic equipment supporting FPGA prototype verification |
| CN114301511A (en) * | 2021-12-08 | 2022-04-08 | 北京微纳星空科技有限公司 | Processing method and device for high-speed uploading data and storage medium |
| CN114301511B (en) * | 2021-12-08 | 2024-04-16 | 北京微纳星空科技有限公司 | Processing method, equipment and storage medium for high-speed uploading data |
| CN115454918A (en) * | 2022-11-11 | 2022-12-09 | 成都航天通信设备有限责任公司 | CX9261 chip configuration method based on FPGA |
| CN115865688A (en) * | 2022-11-25 | 2023-03-28 | 天津光电通信技术有限公司 | Double-channel high-speed analog acquisition playback equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108491157A (en) | A kind of general signal processing platform | |
| CN108490803A (en) | A kind of test emulation system | |
| CN104237905B (en) | Big Dipper detector | |
| US9059779B2 (en) | Serial digital interface between an RF transceiver and a baseband chip | |
| CN105278404A (en) | Base-band device based on software radio | |
| CN208477509U (en) | A kind of general signal processing platform | |
| CN114244909B (en) | Protocol conversion circuit and related device | |
| CN117353758B (en) | High-performance SDR platform based on domestic components | |
| CN109344099B (en) | Wireless debugging and downloading device for FPGA application system | |
| CN113342716A (en) | Digital radio frequency storage hardware platform | |
| CN103152111B (en) | USB interface-based software radio test platform | |
| CN202309693U (en) | Short wave automatic control communication unit based on radio frequency digitization | |
| CN110068801B (en) | Short wave digital receiver based on FPGA | |
| CN109194598B (en) | General PSK modulation and demodulation system | |
| Muro | Using a COTS SDR as a 5G Development Platform. | |
| CN112946583A (en) | Intermediate frequency signal processing unit and digital phased array radar with same | |
| US7221926B1 (en) | Short range radio | |
| CN204086550U (en) | Big Dipper detector | |
| CN112543029A (en) | Software radio platform and use method | |
| CN220526329U (en) | Novel sub-card circuit based on FMC multichannel synchronous acquisition | |
| Tikkanen et al. | Advanced prototype platform for a wireless multimedia local area network | |
| CN214384612U (en) | Direct sampling module for broadband radio frequency signal | |
| CN217363089U (en) | Chip verification device | |
| CN111130545A (en) | DAC/ADC unit loop test system of digital-analog hybrid microsystem | |
| CN214795620U (en) | Four-channel 12GSaps arbitrary waveform generation module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20180904 |