CN115718248A - Chip testing and pin multiplexing unit, related method and related chip - Google Patents
Chip testing and pin multiplexing unit, related method and related chip Download PDFInfo
- Publication number
- CN115718248A CN115718248A CN202111401031.4A CN202111401031A CN115718248A CN 115718248 A CN115718248 A CN 115718248A CN 202111401031 A CN202111401031 A CN 202111401031A CN 115718248 A CN115718248 A CN 115718248A
- Authority
- CN
- China
- Prior art keywords
- chip
- pins
- signal
- pin multiplexing
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 229
- 238000000034 method Methods 0.000 title claims abstract description 26
- 230000006870 function Effects 0.000 claims description 27
- 238000001514 detection method Methods 0.000 claims description 14
- 230000002093 peripheral effect Effects 0.000 claims description 2
- 238000013461 design Methods 0.000 abstract description 17
- 230000010354 integration Effects 0.000 abstract description 17
- 238000004806 packaging method and process Methods 0.000 abstract description 17
- 230000009286 beneficial effect Effects 0.000 abstract description 8
- 238000004891 communication Methods 0.000 description 11
- 230000008901 benefit Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
- G01R31/2889—Interfaces, e.g. between probe and tester
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The embodiment of the application discloses a chip testing and pin multiplexing unit, a related method and a related chip. The chip testing and pin multiplexing unit is applied to a chip, the chip comprises M chip functional units, M pins and a chip testing and pin multiplexing unit, and the chip functional units correspond to the pins one to one; the chip testing and pin multiplexing unit comprises a chip testing module, a pin multiplexing module, M first switch modules and M second switch modules, wherein the value of M is an integer greater than 1, and the value of N is 2 times of the value of M, so that pins corresponding to chip functional units are arranged in order to realize chip testing through multiplexing chips, and additional independent pins are not required to be additionally added for chip testing, thereby being beneficial to reducing the pins of the chips in the links of design, packaging, integration and the like, and further being beneficial to reducing the size of the chips, and reducing the cost of the chips in design, integration and packaging.
Description
Technical Field
The present application relates to the field of integrated circuit testing, and more particularly, to a chip test and pin multiplexing unit and related methods and related chips.
Background
Before the mass production of chips, the chips need to enter a test mode for testing various chips. In the test mode, the chip can be subjected to a chip test by a built-in test circuit. Then, after the test is finished, the chip enters a working mode of normal chip functions from the test mode, and related chip functions are executed through a built-in chip function circuit, so that the chip output and operation quality is ensured.
However, the test mode of the current chip is usually performed by using a separate PIN (PIN). This results in additional PIN PINs for chip testing in chip design, chip integration, and chip packaging, which results in increased chip size and increased chip cost in design, integration, and packaging.
Disclosure of Invention
The application provides a chip testing and pin multiplexing unit, a related method and a related chip, which are used for realizing chip testing by multiplexing pins corresponding to existing chip functional units of the chip without additionally adding independent pins for the chip testing, thereby being beneficial to reducing the pins of the chip in the links of design, packaging, integration and the like, further being beneficial to reducing the volume of the chip and reducing the cost of the chip in the aspects of design, integration and packaging.
In a first aspect, the present application provides a chip testing and pin multiplexing unit, which is applied to a chip, where the chip includes M chip functional units, M pins, and the chip testing and pin multiplexing unit, and the chip functional units and the pins are in one-to-one correspondence; the chip testing and pin multiplexing unit comprises a chip testing module, a pin multiplexing module, M first switch modules and M second switch modules, wherein the value of M is an integer larger than 1, and the value of N is 2 times that of M;
the chip testing module is connected with the M pins through the M first switch modules and the pin multiplexing module;
the chip functional units are respectively connected with one corresponding pin of the chip functional units through one second switch module and the pin multiplexing module;
the pin multiplexing module is respectively connected with M pins, M first switch modules and M second switch modules;
the chip testing module is used for multiplexing the pins corresponding to the M chip functional units to perform chip testing on the chip;
the chip function unit is used for executing the chip functions of the chip function unit;
the pin multiplexing module is configured to control the M first switch modules and the M second switch modules so that the chip testing module multiplexes the pins corresponding to the M chip functional units.
Therefore, the chip testing and pin multiplexing unit realizes chip testing by multiplexing pins corresponding to the existing chip functional units of the chip without additionally adding independent pins for chip testing, thereby being beneficial to reducing the pins of the chip in the links of design, packaging, integration and the like, further being beneficial to reducing the volume of the chip and reducing the cost of the chip in the aspects of design, integration and packaging.
In addition, because the pin multiplexing module can control M first switch modules and M second switch modules, M pins can be repeatedly distributed to the chip testing module for use for many times, so that the chip can repeatedly enter and exit the testing mode for many times, the chip testing efficiency is improved, and the utilization benefit of the chip is improved.
In a second aspect, the present application provides a chip testing and pin multiplexing method, which is applied to a chip, where the chip includes M chip function units, M pins, and a chip testing and pin multiplexing unit, the chip function units correspond to the pins one to one, the chip testing and pin multiplexing unit includes a chip testing module, a pin multiplexing module, M first switch modules, and M second switch modules, where a value of M is an integer greater than 1, and a value of N is 2 times a value of M; the method comprises the following steps:
receiving a wake-up signal when the chip is powered on and in a standby state, wherein the wake-up signal is used for triggering the chip to enter a detection state;
when the chip enters the detection state, the pin multiplexing module controls the M first switch modules and the M second switch modules according to signals detected from the M pins so that the chip testing module multiplexes the pins corresponding to the M chip functional units.
Therefore, the method and the device have the advantages that the pins corresponding to the existing chip functional units of the chip are multiplexed to realize chip testing, and independent pins do not need to be additionally added for chip testing, so that the pins of the chip in the links of design, packaging, integration and the like are favorably reduced, the size of the chip is favorably reduced, and the cost of the chip in the aspects of design, integration and packaging is reduced.
In addition, because the pin multiplexing module can control M first switch modules and M second switch modules, M pins can be repeatedly distributed to the chip testing module for use, so that the chip can repeatedly enter and exit the testing mode for multiple times, the chip testing efficiency is improved, and the chip utilization benefit is improved.
In a third aspect, the present application provides a chip, including M chip functional units, M pins, and a chip test and pin multiplexing unit in the first aspect, where the chip functional units and the pins are in one-to-one correspondence, and a value of M is an integer greater than 1.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings required to be used in the embodiments of the present application will be briefly described below. It is obvious that the drawings described below are only some embodiments of the application, and that for a person skilled in the art, other drawings can be derived from them without inventive effort.
Fig. 1 is a schematic structural diagram of a chip according to an embodiment of the present disclosure;
FIG. 2 is a schematic structural diagram of another chip provided in the embodiments of the present application;
fig. 3 to fig. 6 are schematic structural diagrams illustrating state control and transition of a chip according to an embodiment of the present disclosure;
fig. 7 is a schematic flowchart of a chip testing and pin multiplexing method according to an embodiment of the present disclosure.
Detailed Description
In order to make those skilled in the art better understand the technical solutions of the present application, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The terms "first," "second," and the like in the description and claims of the present application and in the above-described drawings are used for distinguishing between different objects and not for describing a particular order. Furthermore, the terms "include" and "have," as well as any variations thereof, are intended to cover non-exclusive inclusions. For example, a process, method, software, article, or apparatus that comprises a list of steps or elements is not limited to only those steps or elements recited, but may alternatively include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
In the present application, unless otherwise expressly specified or limited, the term "coupled" is to be construed broadly, e.g., "coupled" may be a fixed connection, an electrical connection, a removable connection, a flexible connection, a direct connection, an indirect connection via intermediate media, a spaced connection, etc., and is not intended to be limiting in any way.
Reference herein to "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment can be included in at least one embodiment of the application. The appearances of the phrase in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. It is explicitly and implicitly understood by one skilled in the art that the embodiments described herein can be combined with other embodiments. The embodiments of the present application will be described in detail below with reference to the accompanying drawings.
Referring to fig. 1, fig. 1 is a schematic structural diagram of a chip according to an embodiment of the present disclosure. Among others, the chip 10 may include: the chip testing and pin multiplexing unit 110 may include a chip testing module 1101, a pin multiplexing module 1102, M first switch modules (e.g., a first switch module 1103, a first switch module 1104, etc.), and M second switch modules (e.g., a second switch module 1105, a second switch module 1106), where a value of M is an integer greater than 1, and a value of N is 2 times a value of M.
The chip functional units and the pins can be in one-to-one correspondence. It will be understood that the existing chip functional units of the chip 10 each have a corresponding pin.
For example, the chip function unit 1201 corresponds to the pin 1301, and the chip function unit 1202 corresponds to the pin 1302.
The chip testing module 1101 may be connected to the M pins through the M first switch modules and the pin multiplexing module 1102.
For example, the chip testing module 1101 is connected to the pins 1301 and 1302 through the first switching module 1103, the first switching module 1104 and the pin multiplexing module 1102.
The chip functional units may be connected to a pin corresponding to the chip functional unit through a second switch module and a pin multiplexing module 1102.
For example, the chip function unit 1201 is connected to the pin 1301 through the second switch module 1105 and the pin multiplexing module 1102, and the chip function unit 1202 is connected to the pin 1302 through the second switch module 1106 and the pin multiplexing module 1102.
The pin multiplexing module 1102 may be connected to the M pins, the M first switch modules, and the M second switch modules, respectively.
For example, the pin multiplexing module 1102 is connected to the pin 1301, the pin 1302, the first switching module 1103, the first switching module 1104, the second switching module 1105, and the second switching module 1106, respectively.
The chip testing module 1101 may be configured to multiplex pins corresponding to the M chip functional units to perform a chip test on the chip 10.
For example, chip test module 1101 multiplexes pin 1301 and pin 1302 to perform chip testing on chip 10.
The chip function unit may be configured to execute a chip function of the chip function unit. In addition, different chip functional units may perform different chip functions of the chip 10.
The pin multiplexing module 1102 may be configured to control the M first switch modules and the M second switch modules to enable the chip testing module 1101 to multiplex pins corresponding to the M chip functional units. It is understood that the pin multiplexing module 1102 can control the M first switch modules and the M second switch modules and the on-off state.
For example, the pin multiplexing module 1102 controls the on/off states of the first switch module 1103, the first switch module 1104, the second switch module 1105 and the second switch module 1106, so that the chip testing module 1101 multiplexes the pin 1301 corresponding to the chip function unit 1201 and the pin 1302 corresponding to the chip function unit 1202.
It should be noted that, before the chips are produced in mass, the chips need to enter various test modes for testing the chips. In the test mode, the chip can be subjected to a chip test by a built-in test circuit. Then, after the test is finished, the chip enters a working mode of normal chip functions from a test mode, and related chip functions are executed through a built-in chip function circuit, so that the chip output and operation quality of the chip are ensured.
However, the test mode of the current chip is usually performed by using a separate PIN (PIN). This results in additional PIN PINs for chip testing in chip design, chip integration, and chip packaging, which results in increased chip size and increased chip cost in design, integration, and packaging.
For example, in fig. 2, two additional pins are added to the chip 20 for chip testing, namely pin 2301 and pin 2302, which are independent of the corresponding pins of the chip functional unit (pin 2303 corresponding to chip functional unit 2201 and pin 2304 corresponding to chip functional unit 2202). Although the chip 20 can reuse the pin 2301 and the pin 2302 through the chip test module 2101 to enter the test mode, the two pins additionally added will be in an idle waste state when the chip 20 finishes testing to enter the operation mode to use the chip functional unit. Therefore, in the case that the pin resources of the chip are particularly tight, the additional addition of the pins for chip testing will increase the volume of the chip, and increase the cost of the chip on design/integration/packaging, etc.
Based on this, the pin multiplexing module 1102 in the embodiment of the present application controls the M first switch modules and the M second switch modules to multiplex the pins corresponding to the M chip functional units, and then the chip testing module performs the chip testing on the chip 10 through the multiplexed M pins.
It can be seen that the chip testing and pin multiplexing unit 110 in the embodiment of the present application realizes the chip testing by multiplexing the pins corresponding to the existing chip functional units of the chip 10, and does not need to add additional independent pins for the chip testing, thereby being beneficial to reducing the pins of the chip in the links of design, packaging, integration, and the like, further being beneficial to reducing the volume of the chip, and reducing the cost of the chip in the design, integration, and packaging.
In addition, since the pin multiplexing module 1102 can control the M first switch modules and the M second switch modules, the M pins can be repeatedly allocated to the chip testing module 1101 for multiple times, so that the chip 10 can repeatedly enter and exit the testing mode for multiple times, the chip testing efficiency is improved, and the chip utilization efficiency is improved.
In conjunction with the above description, the pin multiplexing module 1102 according to the embodiment of the present application will be specifically described below.
Specifically, the pin multiplexing module 1102 may be specifically configured to detect the first signal through M pins; the first signal may be used to trigger the pin multiplexing module 110 to allocate M pins to the chip testing module 1101 or M chip functional units for use by controlling the M first switch modules and the M second switch modules.
It should be noted that the pin multiplexing module 1102 of the present application can detect a signal external to the chip 10 through the M pins to determine whether to allocate the M pins to the chip testing module 1101 or to allocate the M chip functional modules for use.
For example, if the chip 10 needs to enter the test mode and the pin multiplexing module 1102 detects the first signal through M pins, the pin multiplexing module 1102 controls M first switch modules and M second switch modules to allocate M pins to the chip test module 1101 for use.
If the chip 10 needs to enter the working mode, or the chip 10 needs to enter the working mode from the test mode, and the pin multiplexing module 1102 detects the first signal through the M pins, the pin multiplexing module 1102 allocates the M pins to the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
Alternatively, the first signal may include a pull-up voltage signal or a pull-down voltage signal.
If the pin multiplexing module 1102 detects a pull-up voltage signal outside the chip 10 through the M pins, the pin multiplexing module 1102 allocates the M pins to the chip testing module 1101 for use by controlling the M first switch modules and the M second switch modules; if the pin multiplexing module 1102 detects a pull-down voltage signal outside the chip 10 through the M pins, the pin multiplexing module 1102 allocates the M pins to the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
Similarly, when a pull-down voltage is applied to the M pins outside the chip 10, the M pins are allocated to the chip test module 1101, and this is not particularly limited.
For example, please refer to fig. 3. The chip 10 is in a standby state after being powered on. When a wake-up signal is generated, the chip 10 enters a detection state, and detects signals externally applied to the M pins through the pin multiplexing module 1102 in the detection state.
If the pin multiplexing module 1102 detects a pull-up voltage signal through the M pins, the M first switch modules and the M second switch modules are controlled to allocate the M pins to the chip testing module 1101, so that the chip 10 enters a testing mode.
If the pin multiplexing module 1102 detects a pull-down voltage signal through the M pins, the M first switch modules and the M second switch modules are controlled to allocate the M pins to the M chip functional units for use, so that the chip 10 enters a working mode.
If the chip 10 needs to enter the working mode from the test mode, and the pin multiplexing module 1102 detects the pull-down voltage signal through the M pins, the M first switch modules and the M second switch modules are controlled to allocate the M pins to the M chip functional units for use, so that the chip 10 enters the working mode from the test mode.
In the working mode, the chip 10 can select whether to enter the standby state according to the current state, and the process is circulated continuously, so that the chip 10 can be switched between the test mode and the working mode at will according to actual requirements, and the purpose of multiplexing the M pins is achieved.
Specifically, the pin multiplexing module 1102 may be specifically configured to detect whether the second signal exists within a preset time through the M pins; the second signal may be used to trigger the pin multiplexing module 1102 to allocate the M pins to the chip testing module for use by controlling the M first switch modules and the M second switch modules; if the second signal is detected within the preset time, the pin multiplexing module 1102 allocates M pins to the chip testing module 1101 for use; if the second signal is not detected within the preset time, the pin multiplexing module 1102 allocates the M pins to the M chip functional units for use.
It should be noted that, different from the above, the present application also considers that it is not necessary to detect an external signal to trigger the pin multiplexing module 1102 to allocate M pins to M chip functional units for use, but it is determined directly by whether a second signal is detected within a preset time. If the second signal is detected within the preset time, allocating the M pins to the chip test module 1101 for use; if the second signal is not detected within the preset time, the M pins are distributed to the M chip functional units for use, so that the processing efficiency is improved.
Alternatively, the second signal may include a pull-up voltage signal or a pull-down voltage signal.
If a pull-up voltage signal is detected within a preset time, the pin multiplexing module 1102 allocates M pins to the chip test module 1101 by controlling M first switch modules and M second switch modules; if the pull-up voltage signal is not detected within the preset time, the pin multiplexing module 1102 allocates the M pins to the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
For example, please refer to fig. 4. The chip 10 is in a standby state after being powered on. When a wake-up signal is generated, the chip 10 enters a detection state, and detects whether a signal externally applied to the PINs of the M PINs within a preset time is detected through the PIN multiplexing module 1102 in the detection state.
If the pin multiplexing module 1102 detects the second signal through the M pins within the preset time, the M first switch modules and the M second switch modules are controlled to allocate the M pins to the chip testing module 1101 for use, so that the chip 10 enters the testing mode.
If the pin multiplexing module 1102 does not detect a pull-up voltage signal through the M pins within a preset time, the M first switch modules and the M second switch modules are controlled to allocate the M pins to the M chip functional units for use, so that the chip 10 enters a working mode.
If the chip 10 needs to enter the operating mode from the test mode, the test mode is exited by detecting a signal (the first signal may be detected by the pin multiplexing module 1102 to exit the test mode, or the signal may be detected by the chip test module 1101 to exit the test mode, which is described in detail below), so that the chip 10 enters the operating mode from the test mode.
In the working mode, the chip 10 can select whether to enter the standby state according to the current state, and the process is circulated continuously, so that the random switching between the test mode and the working mode is ensured according to the actual requirement, and the purpose of multiplexing the M pins is realized.
In conjunction with the above description, the chip test module 1101 of the embodiment of the present application is specifically described below.
Specifically, the chip test module 1101 may be specifically configured to detect the third signal through the M pins when the M pins are allocated to the chip test module 1101 for use; the third signal may be used to trigger the chip test module 1101 to send a fourth signal to the pin multiplexing module 1102; the fourth signal is used to trigger the pin multiplexing module 1102 to allocate the M pins to the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
It should be noted that, M pins are allocated to the chip test module 1101, and it can be understood that the chip test module 1101 multiplexes pins corresponding to M chip functional units, or the chip 10 enters a test mode. Therefore, when the chip 10 needs to enter the working mode from the test mode, the chip test module 1101 may detect a third signal through the M pins, the third signal triggers the chip test module 1101 to send a fourth signal to the pin multiplexing module 1102, and finally the fourth signal triggers the pin multiplexing module 1102 to allocate the M pins to the M chip functional units for use, thereby implementing that the chip 10 enters the working mode from the test mode.
Optionally, the third signal may comprise at least one of: an Inter-Integrated Circuit (I2C) protocol signal, a Serial Peripheral Interface (SPI) protocol signal, and a Joint Test Action Group (JTAG) protocol signal.
It should be noted that, if the third signal includes an I2C protocol signal, and the I2C protocol is generally a two-wire serial bus, the value of M may be 2, that is, the chip test module multiplexes pins corresponding to 2 existing chip functional units of the chip 10, so that the chip 10 enters the working mode from the test mode through the two-wire communication protocol (I2C).
If the third signal includes an SPI protocol signal, and the SPI protocol is usually a three-wire or four-wire serial bus, the value of M may be 3 or 4, that is, the chip testing module multiplexes pins corresponding to 3 or 4 chip functional units of the chip 10, so that the chip 10 enters the working mode from the testing mode through a three-wire or four-wire communication protocol (SIP).
If the third signal includes a JTAG protocol signal, and the JTAG protocol is usually a four-wire serial bus, the value of M may be 4, that is, the chip test module multiplexes pins corresponding to 4 existing chip functional units of the chip 10, so that the chip 10 enters the working mode from the test mode through a four-wire communication protocol (JTAG).
Optionally, the fourth signal may be determined by a protocol interface supported by the chip test module 1101 and the pin multiplexing module 1102, such as a serial interface, a synchronous serial interface, and an I2C protocol interface.
For example, please refer to fig. 5 or fig. 6. As can be seen from fig. 3 or fig. 4, in fig. 5 or fig. 6, if the chip 10 needs to enter the working mode from the test mode, and the pin multiplexing module 1102 detects the third signal through the M pins, the chip test module 1101 sends a fourth signal to the pin multiplexing module 1102, and the pin multiplexing module 110 controls the M first switch modules and the M second switch modules to allocate the M pins to the M chip functional units for use, so as to implement that the chip 10 enters the working mode.
Specifically, the chip test module 1101 may be specifically configured to detect the fifth signal through the M pins when the M pins are allocated to the chip test module 1101 for use; the fifth signal may be used to determine a chip test strategy for the chip, the chip test strategy including at least one of: reading the internal running state of the chip, debugging and calibrating the internal circuit of the chip, and programming configuration parameters to the memory of the chip.
The configuration parameters may be used to update and upgrade the chip 10, detect the chip, and the like.
It should be noted that, when the chip test module 1101 multiplexes pins corresponding to the M chip functional units, or the chip 10 enters the test mode, the chip test module 1101 may read the internal operating state of the chip 10, debug and calibrate the internal circuit of the chip 10, and write configuration parameters to the memory of the chip 10 through the fifth signal detected by the M pins.
Optionally, the fifth signal may include at least one of: I2C protocol signals, SPI protocol signals, JTAG protocol signals.
It should be noted that, if the fifth signal includes an I2C protocol signal, and the I2C protocol is generally a two-wire serial bus, the value of M may be 2, that is, the chip test module multiplexes pins corresponding to 2 existing chip functional units of the chip 10, so as to implement chip testing on the chip 10 by using the two-wire communication protocol (I2C).
If the fifth signal includes an SPI protocol signal, and the SPI protocol is usually a three-wire or four-wire serial bus, the value of M may be 3 or 4, that is, the chip testing module multiplexes pins corresponding to 3 or 4 chip functional units of the chip 10, so as to implement chip testing on the chip 10 by using a three-wire or four-wire communication protocol (SIP).
If the fifth signal includes a JTAG protocol signal, and the JTAG protocol is usually a four-wire serial bus, the value of M may be 4, that is, the chip test module multiplexes pins corresponding to 4 existing chip functional units of the chip 10, so as to implement chip testing on the chip 10 through a four-wire communication protocol (JTAG).
In accordance with the above embodiments, the following embodiments of the present application will describe the steps performed by the chip test and pin multiplexing unit from the perspective of method examples, please refer to fig. 7. Fig. 7 is a schematic flowchart of a chip testing and pin multiplexing method provided in an embodiment of the present application, where the method is applied to a chip 10, the chip 10 includes M chip function units, M pins, and a chip testing and pin multiplexing unit 110, the chip function units and the pins correspond to each other one by one, and the chip testing and pin multiplexing unit 110 may include a chip testing module 1101, a pin multiplexing module 1102, M first switch modules, and M second switch modules, where a value of M is an integer greater than 1, and a value of N is 2 times a value of M; the method comprises the following steps:
and S710, receiving a wake-up signal when the chip is powered on and in a standby state, wherein the wake-up signal is used for triggering the chip to enter a detection state.
S720, under the state that the chip enters the detection state, the M first switch modules and the M second switch modules are controlled by signals detected from the M pins by the pin multiplexing module, so that the chip testing module multiplexes the pins corresponding to the M chip functional units.
First, the chip 10 needs to detect the wake-up signal in the standby state, and enters the detection state from the standby state after detecting the wake-up signal. The wake-up signal may be determined by a communication protocol supported by the internal mode of the chip 10, such as a serial signal, a synchronous serial signal, etc.
Next, the chip 10 performs detection of a signal in a detection state to determine whether to enter the detection state or the operation state. In the test mode, the chip 10 can perform a chip test on the chip by the chip test module; in the operating mode, the chip 10 can perform the relevant chip functions by means of the M chip functional units.
Finally, the pin multiplexing module 1102 in the chip 10 controls the M first switch modules and the M second switch modules to multiplex the pins corresponding to the M chip functional units by the chip testing module 1101, so that the chip 10 enters a testing mode, and finally the chip testing module 1101 performs chip testing on the chip 10 through the multiplexed M pins.
Therefore, the method and the device have the advantages that the pins corresponding to the existing chip functional units of the chip are multiplexed to realize chip testing, and independent pins do not need to be additionally added for chip testing, so that the pins of the chip in the links of design, packaging, integration and the like are favorably reduced, the size of the chip is favorably reduced, and the cost of the chip in the aspects of design, integration and packaging is reduced.
In addition, because the pin multiplexing module can control M first switch modules and M second switch modules, M pins can be repeatedly distributed to the chip testing module for use for many times, so that the chip can repeatedly enter and exit the testing mode for many times, the chip testing efficiency is improved, and the utilization benefit of the chip is improved.
Specifically, the controlling the M first switch modules and the M second switch modules by the signal detected from the M pins by the pin multiplexing module in S730 so that the chip testing module multiplexes the pins corresponding to the M chip functional units, may include: the first signal is detected from the M pins by the pin multiplexing module, and the first signal can be used to trigger the pin multiplexing module to allocate the M pins to the chip testing module or the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
It should be noted that the pin multiplexing module 1102 of the present application can detect a signal external to the chip 10 through the M pins to determine whether to allocate the M pins to the chip testing module 1101 or to allocate the M chip functional modules for use.
For example, if the chip 10 needs to enter the test mode and the pin multiplexing module 1102 detects the first signal through M pins, the pin multiplexing module 1102 allocates M pins to the chip test module 1101 by controlling M first switch modules and M second switch modules.
If the chip 10 needs to enter the working mode, or the chip 10 needs to enter the working mode from the test mode, and the pin multiplexing module 1102 detects the first signal through the M pins, the pin multiplexing module 1102 allocates the M pins to the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
Alternatively, the first signal may include a pull-up voltage signal or a pull-down voltage signal.
If the pin multiplexing module 1102 detects a pull-up voltage signal outside the chip 10 through the M pins, the pin multiplexing module 1102 allocates the M pins to the chip testing module 1101 for use by controlling the M first switch modules and the M second switch modules; if the pin multiplexing module 1102 detects a pull-down voltage signal outside the chip 10 through the M pins, the pin multiplexing module 1102 allocates the M pins to the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
Similarly, when a pull-down voltage is applied to the M pins outside the chip 10, the M pins are allocated to the chip test module 1101, and this is not particularly limited.
For example, please refer to fig. 3 above, which is not described herein again.
Specifically, the controlling the M first switch modules and the M second switch modules by the signal detected from the M pins by the pin multiplexing module in S730 so that the chip testing module multiplexes the pins corresponding to the M chip functional units, may include: detecting whether a second signal exists in the M pins within a preset time through the pin multiplexing module, wherein the second signal can be used for triggering the pin multiplexing module to distribute the M pins to the chip testing module for use by controlling the M first switch modules and the M second switch modules; if the second signal is detected within the preset time, distributing the M pins to the chip test module for use; and if the second signal is not detected within the preset time, distributing the M pins to the M chip functional units for use.
It should be noted that, different from the above, the present application also considers that it is not necessary to detect an external signal to trigger the pin multiplexing module 1102 to allocate M pins to M chip functional units for use, but it is determined directly by whether a second signal is detected within a preset time. If the second signal is detected within the preset time, allocating the M pins to the chip test module 1101 for use; if the second signal is not detected within the preset time, the M pins are distributed to the M chip functional units for use, so that the processing efficiency is improved.
Alternatively, the second signal may include a pull-up voltage signal or a pull-down voltage signal.
If a pull-up voltage signal is detected within a preset time, the pin multiplexing module 1102 allocates M pins to the chip test module 1101 by controlling M first switch modules and M second switch modules; if the pull-up voltage signal is not detected within the preset time, the pin multiplexing module 1102 allocates the M pins to the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
For example, please refer to fig. 4 above, which is not described herein again.
Specifically, the present application may further include: and under the condition that the chip test module multiplexes the pins corresponding to the M chip functional units, detecting a third signal from the M pins through the chip test module, wherein the third signal is used for triggering the chip test module to send a fourth signal to the pin multiplexing module, and the fourth signal is used for triggering the pin multiplexing module to distribute the M pins to the M chip functional units for use by controlling the M first switch modules and the M second switch modules.
It should be noted that M pins are allocated to the chip test module 1101, and it can be understood that the chip test module 1101 multiplexes the pins corresponding to the M chip functional units, or the chip 10 enters the test mode. Therefore, when the chip 10 needs to enter the working mode from the test mode, the chip test module 1101 may detect a third signal through the M pins, and the third signal triggers the chip test module 1101 to send a fourth signal to the pin multiplexing module 1102, and finally the fourth signal triggers the pin multiplexing module 1102 to allocate the M pins to the M chip functional units for use, thereby implementing that the chip 10 enters the working mode from the test mode.
Optionally, the third signal may comprise at least one of: I2C protocol signals, SPI protocol signals, JTAG protocol signals.
It should be noted that, the present application may implement the chip 10 entering the operating mode from the test mode through a two-wire communication protocol (I2C) and through a three-wire or four-wire communication protocol (SIP, JTAG).
Optionally, the fourth signal may be determined by a protocol interface supported by the chip test module 1101 and the pin multiplexing module 1102, such as a serial interface, a synchronous serial interface, and an I2C protocol interface.
For example, please refer to fig. 5 or fig. 6, which will not be described herein again.
Specifically, the present application may further include: under the condition that the chip testing module multiplexes pins corresponding to the M chip functional units, detecting a fifth signal from the M pins through the chip testing module, wherein the fifth signal is used for determining a chip testing strategy aiming at the chip, and the chip testing strategy comprises at least one of the following strategies: reading the internal running state of the chip, debugging and calibrating the internal circuit of the chip, and programming configuration parameters to the memory of the chip.
The configuration parameters may be used to update and upgrade the chip 10, detect the chip, and the like.
It should be noted that, when the chip test module 1101 multiplexes pins corresponding to the M chip functional units, or the chip 10 enters the test mode, the chip test module 1101 may read the internal operating state of the chip 10, debug and calibrate the internal circuit of the chip 10, and write configuration parameters into the memory of the chip 10 through a fifth signal detected by the M pins.
Optionally, the fifth signal may include at least one of: I2C protocol signals, SPI protocol signals, JTAG protocol signals.
It should be noted that, the present application may implement chip testing on the chip 10 through a two-wire communication protocol (I2C), a three-wire or four-wire communication protocol (SIP, JTAG), for example, reading an internal operating state of the chip, debugging and calibrating an internal circuit of the chip, programming configuration parameters into a memory of the chip, and the like.
The chip testing and pin multiplexing unit and the chip testing and pin multiplexing method provided by the embodiment of the present application are introduced in detail above, and a specific embodiment is applied in this document to explain the principle and implementation manner related to the embodiment of the present application, and the description of the above embodiment is only used to help understanding the method and core idea of the embodiment of the present application; meanwhile, for a person skilled in the art, according to the idea of the embodiment of the present application, there may be a change in the specific implementation and application scope, and in summary, the content of the present specification should not be construed as a limitation to the embodiment of the present application.
Claims (10)
1. A chip test and pin multiplexing unit is characterized in that,
the chip testing and pin multiplexing unit is applied to a chip, wherein the chip comprises M chip functional units, M pins and the chip testing and pin multiplexing unit, and the chip functional units correspond to the pins one to one; the chip testing and pin multiplexing unit comprises a chip testing circuit, a pin multiplexing circuit, M first switch circuits and M second switch circuits, wherein the value of M is an integer greater than 1;
the chip test circuit is connected with the M pins through the M first switch circuits and the pin multiplexing circuit;
the chip functional units are respectively connected with one corresponding pin of the chip functional unit through one second switch circuit and the pin multiplexing circuit;
the pin multiplexing circuit is respectively connected with M pins, M first switch circuits and M second switch circuits;
the chip test circuit is used for multiplexing the pins corresponding to the M chip functional units to perform chip test on the chip;
the chip function unit is used for executing the chip functions of the chip function unit;
the pin multiplexing circuit is configured to control the M first switch circuits and the M second switch circuits so that the chip testing circuit multiplexes the pins corresponding to the M chip functional units.
2. The chip test and pin multiplexing unit of claim 1, wherein the pin multiplexing circuit is specifically configured to detect the first signal through M of the pins;
the first signal is used for triggering the pin multiplexing circuit to distribute M pins to the chip testing circuit or M chip functional units for use by controlling M first switch circuits and M second switch circuits.
3. The chip test and pin multiplexing unit of claim 2, wherein the first signal comprises a pull-up voltage signal or a pull-down voltage signal.
4. The chip test and pin multiplexing unit according to any one of claims 1 to 3, wherein the pin multiplexing circuit is specifically configured to detect whether a second signal is present through the M pins within a preset time;
the second signal is used for triggering the pin multiplexing circuit to distribute M pins to the chip test circuit for use by controlling M first switch circuits and M second switch circuits; wherein,
if the second signal is detected within the preset time, the pin multiplexing circuit allocates M pins to the chip test circuit for use;
and if the second signal is not detected within the preset time, the pin multiplexing circuit allocates the M pins to the M chip functional units for use.
5. The chip test and pin multiplexing unit according to any one of claims 1 to 4, wherein the chip test circuit is specifically configured to detect a third signal via the M pins when the M pins are allocated to the chip test circuit;
the third signal is used for triggering the chip test circuit to send a fourth signal to the pin multiplexing circuit;
the fourth signal is used for triggering the pin multiplexing circuit to distribute M pins to M chip functional units for use by controlling M first switch circuits and M second switch circuits.
6. The chip test and pin multiplexing unit of claim 5, wherein the third signal comprises at least one of: an inter-integrated circuit I2C protocol signal, a serial peripheral interface SPI protocol signal and a joint test work group JTAG protocol signal.
7. The chip test and pin multiplexing unit according to any one of claims 1 to 4, wherein the chip test circuit is specifically configured to detect a fifth signal via the M pins when the M pins are allocated to the chip test circuit;
the fifth signal is used to determine a chip test strategy for the chip, the chip test strategy including at least one of: reading the internal running state of the chip, debugging and calibrating the internal circuit of the chip, and programming configuration parameters to the memory of the chip.
8. A chip testing and pin multiplexing method is characterized in that the method is applied to a chip, the chip comprises M chip functional units, M pins and a chip testing and pin multiplexing unit, the chip functional units correspond to the pins one by one, the chip testing and pin multiplexing unit comprises a chip testing circuit, a pin multiplexing circuit, M first switch circuits and M second switch circuits, the value of M is an integer larger than 1, and the value of N is 2 times of the value of M; the method comprises the following steps:
receiving a wake-up signal when the chip is powered on and in a standby state, wherein the wake-up signal is used for triggering the chip to enter a detection state;
when the chip enters the detection state, the M first switch circuits and the M second switch circuits are controlled by signals detected from the M pins by the pin multiplexing circuit, so that the chip testing circuit multiplexes the pins corresponding to the M chip functional units.
9. The method of claim 8, wherein the controlling the M first switch circuits and the M second switch circuits by the signals detected from the M pins by the pin multiplexing circuit to cause the chip testing circuit to multiplex the pins corresponding to each of the M chip functional units comprises:
detecting a first signal from the M pins by the pin multiplexing circuit, wherein the first signal is used for triggering the pin multiplexing circuit to allocate the M pins to the chip testing circuit or the M chip functional units for use by controlling the M first switch circuits and the M second switch circuits; or,
detecting whether a second signal exists in the M pins within a preset time through the pin multiplexing circuit, wherein the second signal is used for triggering the pin multiplexing circuit to distribute the M pins to the chip test circuit for use by controlling the M first switch circuits and the M second switch circuits; if the second signal is detected within the preset time, distributing the M pins to the chip test circuit for use; and if the second signal is not detected within the preset time, distributing the M pins to the M chip functional units for use.
10. A chip comprising M chip functional units, M pins, and the chip testing and pin multiplexing unit according to any one of claims 1 to 7, wherein the chip functional units and the pins are in one-to-one correspondence, and a value of M is an integer greater than 1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111401031.4A CN115718248A (en) | 2021-08-24 | 2021-08-24 | Chip testing and pin multiplexing unit, related method and related chip |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111401031.4A CN115718248A (en) | 2021-08-24 | 2021-08-24 | Chip testing and pin multiplexing unit, related method and related chip |
| CN202110971169.1A CN113419164B (en) | 2021-08-24 | 2021-08-24 | Chip test and pin multiplexing unit and chip test and pin multiplexing method |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110971169.1A Division CN113419164B (en) | 2021-08-24 | 2021-08-24 | Chip test and pin multiplexing unit and chip test and pin multiplexing method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115718248A true CN115718248A (en) | 2023-02-28 |
Family
ID=77719441
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111401031.4A Pending CN115718248A (en) | 2021-08-24 | 2021-08-24 | Chip testing and pin multiplexing unit, related method and related chip |
| CN202110971169.1A Active CN113419164B (en) | 2021-08-24 | 2021-08-24 | Chip test and pin multiplexing unit and chip test and pin multiplexing method |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110971169.1A Active CN113419164B (en) | 2021-08-24 | 2021-08-24 | Chip test and pin multiplexing unit and chip test and pin multiplexing method |
Country Status (2)
| Country | Link |
|---|---|
| CN (2) | CN115718248A (en) |
| WO (1) | WO2023024694A1 (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115718248A (en) * | 2021-08-24 | 2023-02-28 | 深圳英集芯科技股份有限公司 | Chip testing and pin multiplexing unit, related method and related chip |
| TWI792795B (en) * | 2021-12-22 | 2023-02-11 | 凌陽科技股份有限公司 | Chiplet system with auto-swapping, and signal communication method thereof |
| US20230204662A1 (en) * | 2021-12-28 | 2023-06-29 | Advanced Micro Devices Products (China) Co. Ltd., | On-chip distribution of test data for multiple dies |
| CN117214663B (en) * | 2023-09-14 | 2024-03-29 | 南京天易合芯电子有限公司 | Application method of system-level chip test board |
| CN117434428B (en) * | 2023-12-18 | 2024-03-26 | 杭州晶华微电子股份有限公司 | Chip calibration system, chip calibration mode entering method and chip |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100200361B1 (en) * | 1996-08-13 | 1999-06-15 | 윤종용 | The integrated circuit having a test-ability without extra test pin |
| US6668332B1 (en) * | 2000-02-15 | 2003-12-23 | International Business Machines Corporation | Functional clock observation controlled by JTAG extensions |
| CN102289419A (en) * | 2010-06-17 | 2011-12-21 | 珠海全志科技有限公司 | Multiplex SOC(system on a chip) integrated circuit for functional interface and debugging interface |
| CN103376400B (en) * | 2012-04-27 | 2016-08-03 | 华为技术有限公司 | Chip detecting method and chip |
| CN103066985B (en) * | 2012-12-06 | 2016-02-17 | 无锡中星微电子有限公司 | There is the chip of multiplexing pins |
| CN104345265B (en) * | 2013-07-26 | 2018-06-05 | 北京兆易创新科技股份有限公司 | A kind of chip detecting method and device |
| CN203675086U (en) * | 2013-12-31 | 2014-06-25 | 上海贝岭股份有限公司 | Chip pin multiplexing circuit |
| CN103716034B (en) * | 2013-12-31 | 2016-08-17 | 上海贝岭股份有限公司 | A kind of multiplexing chip pins circuit |
| CN103888114A (en) * | 2014-04-03 | 2014-06-25 | 无锡中星微电子有限公司 | Power management chip with test mode |
| CN205749803U (en) * | 2016-05-06 | 2016-11-30 | 北京华力创通科技股份有限公司 | Civil Satellite Communication baseband chip |
| CN106209066B (en) * | 2016-08-17 | 2023-03-14 | 杰华特微电子股份有限公司 | Chip pin multiplexing method and chip |
| CN208797639U (en) * | 2018-10-17 | 2019-04-26 | 深圳市富满电子集团股份有限公司 | Use circuit and the mobile power source of mobile power source pin multiplexing circuit, multiplexing pins |
| CN110647485B (en) * | 2019-09-23 | 2021-04-06 | 大唐半导体科技有限公司 | Chip and implementation method for multiplexing pins thereof |
| CN111225472B (en) * | 2020-01-20 | 2021-01-05 | 珠海智融科技有限公司 | Temperature detection and LED drive pin multiplexing circuit, power supply chip and working method of pin multiplexing circuit |
| CN112039516A (en) * | 2020-09-04 | 2020-12-04 | 珠海昇生微电子有限责任公司 | Chip pin multiplexing circuit and method |
| CN115718248A (en) * | 2021-08-24 | 2023-02-28 | 深圳英集芯科技股份有限公司 | Chip testing and pin multiplexing unit, related method and related chip |
-
2021
- 2021-08-24 CN CN202111401031.4A patent/CN115718248A/en active Pending
- 2021-08-24 CN CN202110971169.1A patent/CN113419164B/en active Active
-
2022
- 2022-06-29 WO PCT/CN2022/102128 patent/WO2023024694A1/en active Application Filing
Also Published As
| Publication number | Publication date |
|---|---|
| WO2023024694A1 (en) | 2023-03-02 |
| CN113419164B (en) | 2021-11-26 |
| CN113419164A (en) | 2021-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113419164B (en) | Chip test and pin multiplexing unit and chip test and pin multiplexing method | |
| JP6888772B2 (en) | Wireless battery management system and battery pack including it | |
| JP5209618B2 (en) | Logic device and method for supporting scan testing | |
| US7272765B2 (en) | Test apparatus and test method for testing plurality of devices in parallel | |
| CN101910972A (en) | Interface device for host device, interface device for slave device, host device, slave device, communication system and interace voltage switching method | |
| EP0619548B1 (en) | Interface circuit between a control bus and an integrated circuit suitable for two different protocol standards | |
| US20080120058A1 (en) | Multi-cpu mobile terminal and multi-cpu test system and method | |
| CN102263904B (en) | Method and system for controlling double cameras and electronic equipment with double cameras | |
| CN210986071U (en) | Digital signal interface circuit, chip and electronic equipment | |
| CN108205393B (en) | Semiconductor device, man-machine interface device, and electronic apparatus | |
| KR20110121357A (en) | Target device providing debugging functionality and test system comprising the same | |
| CN105071484B (en) | A kind of charging method and device of the terminal with data exchanging function | |
| JP2002024201A (en) | Semiconductor integrated circuit | |
| CN111913904B (en) | Method for automatically allocating mutually different addresses to a plurality of slave devices using a master-slave communication protocol and device therefor | |
| CN200986699Y (en) | Starting-up switch circuit for multi-processor | |
| CN114335764B (en) | Control method and device, energy storage system and non-volatile computer readable storage medium | |
| CN216561773U (en) | Automatic wire jumper device and communication equipment | |
| JP5731789B2 (en) | Voltage detector | |
| CN209282342U (en) | A kind of battery system and mobile terminal detecting state in place | |
| US5721879A (en) | Emulator dedicated one-chip microcomputer | |
| KR102044212B1 (en) | Method for assigning different addresses on a plurality of slave devices using I2C communication protocol and a device for the same | |
| CN107193705B (en) | Chip debugging method and device | |
| CN216531281U (en) | Interface multiplexing circuit, interface multiplexing device and ammeter | |
| CN216387785U (en) | Multi-path camera power supply detection circuit and multi-path camera power supply detection system | |
| CN114265472B (en) | Electronic equipment and configuration file loading method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |