CN115145857B - Interface protocol converter conversion method and FPGA system for executing method - Google Patents
Interface protocol converter conversion method and FPGA system for executing method Download PDFInfo
- Publication number
- CN115145857B CN115145857B CN202211076137.6A CN202211076137A CN115145857B CN 115145857 B CN115145857 B CN 115145857B CN 202211076137 A CN202211076137 A CN 202211076137A CN 115145857 B CN115145857 B CN 115145857B
- Authority
- CN
- China
- Prior art keywords
- module
- data
- synchronous
- interface
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4286—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a handshaking protocol, e.g. RS232C link
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0002—Serial port, e.g. RS232C
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/38—Universal adapter
- G06F2213/3852—Converter between protocols
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
Abstract
The invention relates to the technical field of navigation electronics, in particular to an interface protocol converter conversion method and an FPGA system for executing the method, wherein the conversion method comprises a system clock module, a system reset module, a synchronous time sequence module, a BISS-C receiving and decoding module, a data latching and synchronous control module, a state control and data processing module, a digital parallel port module and a UART sending module. The invention has the advantages of high synchronization precision, small conversion delay, small volume, low power consumption and good engineering application value, and can be applied to other inertial navigation systems.
Description
Technical Field
The invention relates to the technical field of navigation electronics, in particular to an interface protocol converter conversion method and an FPGA system for executing the method.
Background
At present, there are many schemes for measuring attitude, wherein an absolute photoelectric encoder (BISS-C) is used as a position feedback element, and has the advantages of high precision, good reliability, small size, light weight, simple hardware interface, easy maintenance and the like, so that the absolute photoelectric encoder is widely used, such an encoder usually adopts a BISS-C protocol as a communication protocol, while a conventional digital processing system usually uses a digital parallel interface or an RS422 serial interface as an output interface thereof, and a protocol converter for converting the BISS-C protocol into the digital parallel interface or the RS422 serial interface protocol is required to be designed for realizing normal data communication.
The protocol converter can enable data to be transmitted transparently between different interface protocols, so that the sensor and the general host adopting different interface protocols can cooperate with each other. The protocol converter for converting the BISS-C protocol into the digital parallel interface or RS422 serial interface protocol is in a more critical position in the research process of the subject, at present, the protocol converter has no universal product, and various equipment developers generally adopt a mode of designing special hardware and special software to solve the protocol conversion problem. The protocol converter solves the main problems of three, namely decoding the BISS-C protocol and converting and controlling data by a processor; and thirdly, processing and outputting digital parallel port or serial port (UART) protocol. The BISS-C protocol decoding can be carried out through a decoding chip, a single chip microcomputer, an FPGA system and the like provided by a manufacturer. The decoding chip provided by a manufacturer has higher price and poor expansibility, the singlechip is limited by the performance of the singlechip, the communication speed is low, and the FPGA system has the advantages of high flexibility, automatic configuration according to requirements and the like; the data conversion and control tasks can be performed through a general processor, an embedded processor, an FPGA system and the like, wherein the general processor is high in design complexity, large in power consumption and less in adoption; the embedded processor can be realized by adopting a DSP (digital signal processor) or an ARM (advanced RISC machine) and the like, has the advantages of low power consumption, good real-time performance and the like, needs to be configured with corresponding processing software, has higher development threshold, adopts the FPGA system for processing, can share FPGA system hardware with other modules, can realize the miniaturization and low power consumption design, and has the advantages. The digital parallel port or UART protocol processing output function can be realized by adopting a universal digital parallel port or UART chip and FPGA system design. The universal chip is adopted for realizing the design, the verification and the volume can be reduced, the power consumption can be reduced, and the application in certain specific occasions can be met.
Disclosure of Invention
The invention aims to provide an interface protocol converter method for converting angle sensor information of a BISS-C protocol into a digital parallel interface and an RS422 serial interface protocol, which carries out overall scheme design based on index requirements of power consumption, volume, function, performance and the like, and adopts an FPGA system to realize three parts of contents, namely BISS-C protocol decoding, data conversion and control and digital parallel interface or UART protocol processing output, which are necessary for the interface protocol converter.
The invention realizes the technical scheme of the aim, and provides an interface protocol converter conversion method which is based on an FPGA system, wherein the FPGA system comprises a system clock module, a system reset module, a synchronous time sequence module, a BISS-C receiving and decoding module, a data latching and synchronous control module, a state control and data processing module, a digital parallel port module and a UART sending module, and the interface protocol converter conversion method comprises the following steps:
s1, an external clock module outputs an external clock to a system clock module, the system clock module receives the external clock and then performs clock processing and phase locking by using a phase locking circuit, outputs a clock stabilization signal to a system reset module and outputs a global clock, the global clock drives a synchronous time sequence module, a BISS-C receiving and decoding module, a data latching and synchronous control module, a state control and data processing module, a digital parallel port module and a UART sending module to perform synchronization, the system reset module receives the clock stabilization signal to perform synchronous processing and filtering processing, outputs the global reset signal, drives the synchronous time sequence module, the BISS-C receiving and decoding module, the data latching and synchronous control module, the state control and data processing module, the digital parallel port module and the UART sending module perform synchronous reset work, and enables each module in a power-on initial working state to be in a working initialization state;
s2, the synchronous timing module generates a synchronous control signal under the driving of the global clock output in the step S1 and outputs the synchronous control signal to the two-channel BISS-C receiving and decoding module, the BISS-C receiving and decoding module provides a communication clock for an external BISS-C protocol sensor according to the synchronous control requirement after receiving the synchronous control signal and starts to receive BISS-C protocol serial data, carries out protocol analysis on the received BISS-C protocol serial data, and outputs decoded data and an acquisition completion signal;
s3, the data latching and synchronous control module performs data latching processing on the data and the acquisition completion signals after the data and the acquisition completion signals are received after the two channels are decoded in the step S2, the acquisition completion signals are subjected to synchronous processing, synchronous data and synchronous ready signals are output, after the state control and data processing module receives the synchronous data and the synchronous ready signals, the data are processed according to bytes, the bytes are supplemented, a sending process is started by the synchronous ready signals, byte selection and removal of one byte signal are processed in the process, after synchronization is completed, digital parallel port data and parallel port control signals are sent to the digital parallel port module, and UART data and UART control signals are sent to the UART sending module;
and S4, the digital parallel port module receives the digital parallel port data and the parallel port control signal in the step S3 to realize digital parallel port output, and the UART sending module receives the UART data and the UART control signal in the step S3, generates a signal for sending a baud rate under the drive of a global clock, organizes a data frame format, sends data, outputs the sent data and takes a next byte signal.
The decoded data in S2 is 26-bit parallel data.
And in the step S4, the capacity of the UART sending module is 1K deep FIFO.
The invention also provides an FPGA system for executing the interface protocol converter conversion method, wherein the hardware of the FPGA system comprises an FPGA chip, a power supply unit, a configuration unit, a clock unit and an external data interface.
The clock unit is a chip crystal oscillator with the frequency of 25MHz.
The power supply unit comprises a converter, an input end and an output end, DC5V is input at the input end through the converter, the output ends are respectively DC1.2V and DC3.3V, and filtering processing is carried out after the input end and the output end.
The configuration unit is a FLASH chip of the SPI interface.
The external data interface is a BISS-C communication interface with two channels, a serial receiving interface with one channel, a parallel output interface with one channel and a serial output interface with one channel.
And the parallel output interface is output by an FPGA chip.
And the BISS-C communication interface, the serial receiving interface and the serial output interface adopt differential-TTL level conversion device circuits.
The invention has the beneficial effects that:
one of the advantages of the invention is to provide an original design method of a protocol converter for converting angle sensor information of a BISS-C protocol into a digital parallel interface and an RS422 serial interface protocol, which can be transplanted among different FPGA systems. The protocol converter designed by the method has the advantages of small size, low power consumption, fixed and small conversion delay and the like, and can meet the requirement of miniaturization design of inertial navigation equipment.
The invention has the advantages that the data synchronous acquisition and sending design technology of the double-channel BISS-C module is used, the double-channel synchronous accuracy reaches 0.1 microsecond, the synchronous conversion delay is 36 microseconds, the data acquisition accuracy is improved, and the low-delay acquisition requirement is met.
The invention designs a design method of a protocol converter for converting angle sensor information of a BISS-C protocol into a digital parallel interface and an RS422 serial interface protocol, carries out overall scheme design based on requirements of power consumption, volume, function, performance and the like, and adopts an FPGA system to realize three parts of content, namely BISS-C protocol decoding, data conversion and control and digital parallel interface or UART protocol processing and output, which are necessary for the interface protocol converter. And implementing the hardware design of the FPGA system, designing a minimum system and an input/output interface of the FPGA system, and constructing a design framework of the protocol converter on the basis of the minimum system and the input/output interface to realize functional design. The problem of synchronous data acquisition and transmission based on the dual-channel BISS-C module is mainly solved. The technology can be transplanted among other FPGA systems only by a small amount of modification, has a good application value to platform-type inertial navigation equipment, can be referred to other applications by related synchronous design technology, and has a good engineering application prospect.
The invention has the advantages of high synchronization precision, small conversion delay, small volume, low power consumption and good engineering application value, and can be applied to other inertial navigation systems.
Drawings
FIG. 1 is a flow chart of an interface protocol converter translation method of the present invention;
FIG. 2 is a circuit diagram of the clock unit of the hardware of the FPGA system of the present invention;
FIG. 3 is a 3.3V power supply circuit diagram of the power supply unit of the hardware of the FPGA system of the present invention;
FIG. 4 is a 1.2V power supply circuit diagram of the power supply unit of the hardware of the FPGA system of the present invention;
FIG. 5 is a circuit diagram of a configuration unit of the hardware of the FPGA system of the present invention;
FIG. 6 is a block-C communication interface circuit diagram of a channel of the present invention;
FIG. 7 is a circuit diagram of a BISS-C communication interface of another channel of the present invention;
FIG. 8 is a circuit diagram of a serial output interface of the present invention;
fig. 9 is a circuit diagram of a serial reception interface of the present invention.
Detailed Description
In order to make the technical solutions of the present invention better understood by those skilled in the art, the present invention will be further described in detail with reference to the accompanying drawings and preferred embodiments.
The invention aims to provide a design method of an interface protocol converter for converting angle sensor information of a BISS-C protocol into a digital parallel interface and an RS422 serial interface protocol, which carries out overall scheme design based on index requirements such as power consumption, volume, function, performance and the like, and adopts an FPGA system to realize three parts of contents, namely BISS-C protocol decoding, data conversion and control and digital parallel interface or UART protocol processing output, which are necessary for the interface protocol converter. The method comprises the steps of implementing FPGA system hardware design, designing a minimum system and an input/output interface of the FPGA system, establishing an implementation basis of an interface protocol converter, designing functional architecture FPGA system software of the protocol converter, establishing a functional implementation functional block diagram of the protocol converter, and designing each function in detail to realize the function. And implementing synchronous optimization design to realize the synchronous performance index of the protocol converter.
The design for realizing the aim of the invention comprises the following steps:
1) Designing FPGA system hardware:
a design method of a protocol converter based on an FPGA system is based on FPGA system hardware, and realizes the FPGA system hardware design by using the overall hardware architecture of a minimum system + an interface chip of the FPGA system; the minimum system of the FPGA system comprises an FPGA chip, a power supply unit, a configuration unit, a clock unit and the like, and can ensure the programming function of the FPGA system to be realized. The interface chip mainly realizes the conversion and driving functions between single end and difference.
a) Minimum system design of the FPGA system:
the minimum system of the FPGA system selects an FPGA chip XC6SLX25_ FTG256 of xilinx company as a core, 1.2V and 3.3V required by the FPGA chip are obtained by converting two linear DC-DC converters, the input of the converter is DC5V, the output of the converter is DC1.2V and DC3.3V respectively, and the input and the output are subjected to filtering processing. Configuring an FPGA chip by adopting an FLASH chip of an SPI interface, wherein the invention adopts an M25P80 FLASH chip; the chip type crystal oscillator is adopted to provide an external precise clock for the FPGA chip, and the chip frequency of the chip type crystal oscillator is 25MHz. As shown in fig. 2, 3, 4 and 5.
b) Interface design:
the external data interface of the protocol converter is a two-channel BISS-C communication interface, a 1-channel serial receiving interface, a 1-channel parallel output interface and a 1-channel serial output interface. The parallel interface design is directly realized by an FPGA chip, and the other interface designs are realized by adopting a differential-TTL level conversion device, and the detailed designs are shown in figures 6, 7, 8 and 9.
2) Designing a core architecture of the protocol converter:
the protocol converter core architecture design is the key content of the present invention. The processor design required by BISS-C protocol decoder design, data conversion and control, and the digital parallel port and UART protocol processing output design are key main parts, and the data synchronization problem and the data receiving and transmitting matching problem are mainly solved in the design process. As shown in fig. 1.
The operation of the interface protocol decoder is as follows:
a) Global clock and reset control:
after the system is powered on, the external clock module outputs an external clock to a system clock module of the FPGA system, after the system clock module receives the external clock, a phase locking circuit is used for carrying out clock processing and phase locking, a clock stable signal is output to a system reset module, and a global clock is output, the global clock drives a synchronous time sequence module of the FPGA system, a BISS-C receiving and decoding module, a data latching and synchronous control module, a state control and data processing module, a digital parallel port module and a UART sending module are used for carrying out synchronization, the system reset module receives the clock stable signal and carries out synchronous processing and filtering processing, and outputs the global reset signal, the synchronous time sequence module driving the FPGA system, the BISS-C receiving and decoding module, the data latching and synchronous control module, the state control and data processing module, the digital parallel port module and the UART sending module carry out synchronous reset work, so that each module in a power-on initial working state is in a work initialization state.
b) BISS-C receives the decoding control:
the synchronous time sequence module generates a synchronous control signal under the drive of the global clock output in the step S1 and outputs the synchronous control signal to the two-channel BISS-C receiving and decoding module, the BISS-C receiving and decoding module provides an external BISS-C protocol sensor communication clock according to the synchronous control requirement after receiving the synchronous control signal and starts to receive BISS-C protocol serial data, carries out protocol analysis on the received BISS-C protocol serial data, and outputs the decoded data and an acquisition completion signal.
c) State control and data processing:
the data latching and synchronization control module performs data latching processing on the data and the acquisition completion signal which are received after the two channels of the S2 step are decoded, the acquisition completion signal is subjected to synchronization processing, synchronous data and a synchronous ready signal are output, the state control and data processing module processes the data according to bytes and supplements the bytes after receiving the synchronous data and the synchronous ready signal, a sending process is started by the synchronous ready signal, byte selection and next byte signal are processed in the process, after synchronization is completed, digital parallel port data and parallel port control signals are sent to the digital parallel port module, and UART data and UART control signals are sent to the UART sending module.
d) Data distribution:
and the UART transmitting module receives the UART data and the UART control signal in the step S3, generates a signal for transmitting baud rate under the drive of a global clock, organizes a data frame format, transmits data, outputs the transmitted data and takes a next byte signal.
In order to solve the data synchronization problem and the data receiving and transmitting matching problem and realize the synchronization performance index of the protocol converter, the system design adopts the following technology to form a data synchronization acquisition and transmission design technology: 1 single clock design technique, only one clock source global clock is used in the design, and the clocks in each module are all homologous. 2, synchronous design technology, wherein signal/data transmission among modules adopts synchronous design; designing a synchronous control signal to control BISS-C synchronous acquisition; collecting the finished signal to perform synchronous processing; and synchronous output control of serial port and parallel port data. And 3, analyzing the data scale matching relation between BISS-C data receiving and UART data sending by applying a producer-consumer model, and designing a 1K deep FIFO (first in first out) to ensure the integrity of the sent data.
One of the advantages of the invention is to provide an original design method of a protocol converter for converting angle sensor information of a BISS-C protocol into a digital parallel interface and an RS422 serial interface protocol, which can be transplanted among different FPGA systems. The protocol converter designed by the method has the advantages of small size, low power consumption, fixed and small conversion delay and the like, and can meet the requirement of miniaturization design of inertial navigation equipment.
The invention has the advantages that the data synchronous acquisition and sending design technology of the double-channel BISS-C module is used, the double-channel synchronous accuracy reaches 0.1 microsecond, the synchronous conversion delay is 36 microseconds, the data acquisition accuracy is improved, and the low-delay acquisition requirement is met.
The invention designs a design method of a protocol converter for converting angle sensor information of a BISS-C protocol into a digital parallel interface and an RS422 serial interface protocol, carries out overall scheme design based on requirements of power consumption, volume, function, performance and the like, and adopts an FPGA system to realize three parts of contents, namely BISS-C protocol decoding, data conversion and control and digital parallel interface or UART protocol processing output, which are necessary for the interface protocol converter. And implementing the hardware design of the FPGA system, designing a minimum system and an input/output interface of the FPGA system, and constructing a design framework of the protocol converter on the basis of the minimum system and the input/output interface to realize functional design. The problem of synchronous data acquisition and sending based on the dual-channel BISS-C module is mainly solved. The technology can be transplanted among other FPGA systems only by a small amount of modification, has a good application value to platform-type inertial navigation equipment, can be referred to other applications by related synchronous design technology, and has a good engineering application prospect.
The invention has the advantages of high synchronization precision, small conversion delay, small volume, low power consumption and good engineering application value, and can be applied to other inertial navigation systems.
The foregoing is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, various modifications and decorations can be made without departing from the principle of the present invention, and these modifications and decorations should also be regarded as the protection scope of the present invention.
Claims (10)
1. A conversion method of an interface protocol converter is characterized in that the conversion method of the interface protocol converter is based on an FPGA system, the FPGA system comprises a system clock module, a system reset module, a synchronous time sequence module, a BISS-C receiving and decoding module, a data latching and synchronous control module, a state control and data processing module, a digital parallel port module and a UART sending module, and the conversion method of the interface protocol converter comprises the following steps:
s1, an external clock module outputs an external clock to a system clock module, the system clock module applies a phase-locking circuit to perform clock processing and phase locking after receiving the external clock, outputs a clock stabilization signal to a system reset module and outputs a global clock, the global clock drives a synchronous time sequence module, a BISS-C receiving and decoding module, a data latching and synchronous control module, a state control and data processing module, a digital parallel port module and a UART sending module to perform synchronization, the system reset module receives the clock stabilization signal to perform synchronous processing and filtering processing, outputs a global reset signal, and drives the synchronous time sequence module, the BISS-C receiving and decoding module, the data latching and synchronous control module, the state control and data processing module, the digital parallel port module and the UART sending module to perform synchronous reset work, so that each module at power-on start is in a work initialization state;
s2, the synchronous timing module generates a synchronous control signal under the drive of the global clock output in the step S1 and outputs the synchronous control signal to the two-channel BISS-C receiving and decoding module, the BISS-C receiving and decoding module provides an external BISS-C protocol sensor communication clock according to the synchronous control requirement after receiving the synchronous control signal and starts to receive BISS-C protocol serial data, carries out protocol analysis on the received BISS-C protocol serial data, and outputs decoded data and an acquisition completion signal;
s3, the data latching and synchronous control module performs data latching processing on the data and the acquisition completion signals after the data and the acquisition completion signals are received after the two channels are decoded in the step S2, the acquisition completion signals are subjected to synchronous processing, synchronous data and synchronous ready signals are output, after the state control and data processing module receives the synchronous data and the synchronous ready signals, the data are processed according to bytes, the bytes are supplemented, a sending process is started by the synchronous ready signals, byte selection and removal of one byte signal are processed in the process, after synchronization is completed, digital parallel port data and parallel port control signals are sent to the digital parallel port module, and UART data and UART control signals are sent to the UART sending module;
and S4, the digital parallel port module receives the digital parallel port data and the parallel port control signal in the step S3 to realize digital parallel port output, and the UART transmitting module receives the UART data and the UART control signal in the step S3, transmits Baud rate signals, organizes data frame formats, transmits data, outputs the transmitted data and takes a next byte signal under the drive of a global clock.
2. The interface protocol converter converting method according to claim 1, wherein the decoded data in S2 is 26-bit parallel data.
3. The interface protocol converter converting method of claim 1, wherein the capacity of the UART transmitting module in the S4 step is a 1K deep FIFO.
4. An FPGA system for executing the interface protocol converter conversion method according to any one of claims 1 to 3, wherein hardware of the FPGA system includes an FPGA chip, a power supply unit, a configuration unit, a clock unit, and an external data interface.
5. The system of claim 4, wherein the clock unit is a chip crystal oscillator at a frequency of 25MHz.
6. The system of claim 4, wherein the power supply unit comprises a converter, an input terminal and an output terminal, wherein DC5V is input through the converter at the input terminal, the output terminal is DC1.2V and DC3.3V respectively, and filtering processing is performed after the input terminal and the output terminal.
7. The system of claim 4, wherein the configuration unit is a FLASH chip of the SPI interface.
8. The system according to any one of claims 5-7, wherein the external data interface is a two-channel BISS-C communication interface, a one-channel serial reception interface, a one-channel parallel output interface, and a one-channel serial output interface.
9. The system of claim 8, wherein the parallel output interface implements the output from an FPGA chip.
10. The system of claim 8 wherein said BISS-C communication interface, said serial receive interface, and said serial output interface employ differential-to-TTL level shifting device circuits.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211076137.6A CN115145857B (en) | 2022-09-05 | 2022-09-05 | Interface protocol converter conversion method and FPGA system for executing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211076137.6A CN115145857B (en) | 2022-09-05 | 2022-09-05 | Interface protocol converter conversion method and FPGA system for executing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115145857A CN115145857A (en) | 2022-10-04 |
| CN115145857B true CN115145857B (en) | 2022-11-18 |
Family
ID=83415633
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211076137.6A Active CN115145857B (en) | 2022-09-05 | 2022-09-05 | Interface protocol converter conversion method and FPGA system for executing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115145857B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN213363816U (en) * | 2020-11-13 | 2021-06-04 | 九江精密测试技术研究所 | Multi-protocol compatible angle acquisition system |
| CN113190291A (en) * | 2021-05-25 | 2021-07-30 | 电子科技大学 | Configurable protocol conversion system and method based on network-on-chip data acquisition |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107124412A (en) * | 2017-04-27 | 2017-09-01 | 广东工业大学 | A kind of BISS protocol datas coding/decoding method and interface system |
| CN207200759U (en) * | 2017-09-08 | 2018-04-06 | 科德数控股份有限公司 | A kind of coder transitions device of EPA interface |
| CN111078612A (en) * | 2019-11-08 | 2020-04-28 | 中国计量科学研究院 | FPGA-based biss-c protocol decoding system |
| CN110908942B (en) * | 2019-11-28 | 2021-09-07 | 武汉华之洋科技有限公司 | FPGA-based IP core and method for freely converting multiple encoder protocols |
| CN112947163B (en) * | 2021-02-01 | 2022-08-05 | 贵州航天林泉电机有限公司 | DSP-based BISS-C protocol sensor data analysis and extraction method |
-
2022
- 2022-09-05 CN CN202211076137.6A patent/CN115145857B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN213363816U (en) * | 2020-11-13 | 2021-06-04 | 九江精密测试技术研究所 | Multi-protocol compatible angle acquisition system |
| CN113190291A (en) * | 2021-05-25 | 2021-07-30 | 电子科技大学 | Configurable protocol conversion system and method based on network-on-chip data acquisition |
Also Published As
| Publication number | Publication date |
|---|---|
| CN115145857A (en) | 2022-10-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2018017232A1 (en) | Signaling camera configuration changes using metadata defined for a camera command set | |
| KR20180011330A (en) | Low-power mode signal bridge for optical media | |
| GB2246494A (en) | Method and apparatus for serial communications | |
| CN101834599A (en) | Synchronizing unit and method for synchronizing distributed wave recording devices | |
| CN111162984B (en) | Control method, device and communication system based on BISS-C | |
| CN102315927A (en) | Clock synchronization device and method | |
| CN102621974A (en) | Industrial automatic real-time control device and method based on communication bus | |
| CN102314402A (en) | Digital strong motion seismograph and multipath data acquisition interface thereof | |
| CN105892280B (en) | A kind of satellite time transfer device | |
| CN113190291A (en) | Configurable protocol conversion system and method based on network-on-chip data acquisition | |
| CN115145857B (en) | Interface protocol converter conversion method and FPGA system for executing method | |
| WO2019005389A1 (en) | Alignment of bi-directional multi-stream multi-rate i2s audio transmitted between integrated circuits | |
| CN102098055B (en) | Data baud rate adaptive digital-analogue conversion device | |
| CN211015499U (en) | Interface conversion circuit and interface conversion device | |
| CN202710997U (en) | Encoder interface IP core for servo drive system | |
| CN116795758A (en) | Multichannel synchronous Biss-C protocol decoding transmission device based on FPGA | |
| CN202632782U (en) | Multi-channel SSI (Small Scale Integration) data acquisition module based on MicroBlaze soft core | |
| CN102929330B (en) | For generation of circuit and the method for USB external clock | |
| CN105099561A (en) | Optical fiber data transmission card based on CPCI | |
| CN201063104Y (en) | Device for communicating and decoding between DSP and absolute type encoder | |
| CN112690816B (en) | CT detector framework, information processing method thereof and CT scanner | |
| CN104656563B (en) | A kind of impulse type numerical control device and method | |
| CN102129417A (en) | Method and device for high-speed communication between computer and digital signal controller | |
| CN103401540A (en) | Programmable PWM (pulse width modulation) generator based on TMS320VC5402 chip | |
| CN210090679U (en) | Satellite-borne frequency synthesis device based on programmable gate array circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |