CN114902619A - 一种存储管理装置及芯片 - Google Patents
一种存储管理装置及芯片 Download PDFInfo
- Publication number
- CN114902619A CN114902619A CN201980102940.2A CN201980102940A CN114902619A CN 114902619 A CN114902619 A CN 114902619A CN 201980102940 A CN201980102940 A CN 201980102940A CN 114902619 A CN114902619 A CN 114902619A
- Authority
- CN
- China
- Prior art keywords
- data
- instruction
- chip
- processing core
- network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2115/00—Details relating to the type of the circuit
- G06F2115/02—System on chip [SoC] design
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Multi Processors (AREA)
Abstract
本发明公开了一种存储管理装置和芯片,其中,所述存储管理装置设置于片上网络和存储装置之间;所述存储管理装置包括:指令解析单元,用于解析从所述片上网络接收到的指令,并根据所述指令生成控制信号;数据包生成单元,用于根据所述控制信号,基于从所述存储装置中释放的数据生成至少一个数据包,并将全部所述数据包发送至所述片上网络。本发明实施方式提供的存储管理装置,能够将数据包发送至需要相同数据的全部处理核,从而需要相同数据的各个处理核无需分别从存储装置中取数,降低了时延,节省了芯片及存储装置的功耗,节省了需要相同数据的处理核读取数据的时间。
Description
PCT国内申请,说明书已公开。
Claims (11)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2019/130640 WO2021134521A1 (zh) | 2019-12-31 | 2019-12-31 | 一种存储管理装置及芯片 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN114902619A true CN114902619A (zh) | 2022-08-12 |
CN114902619B CN114902619B (zh) | 2023-07-25 |
Family
ID=76686059
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201980102940.2A Active CN114902619B (zh) | 2019-12-31 | 2019-12-31 | 一种存储管理装置及芯片 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN114902619B (zh) |
WO (1) | WO2021134521A1 (zh) |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101082891A (zh) * | 2007-05-10 | 2007-12-05 | 忆正存储技术(深圳)有限公司 | 并行闪存控制器 |
US20080177979A1 (en) * | 2006-03-01 | 2008-07-24 | Gheorghe Stefan | Hardware multi-core processor optimized for object oriented computing |
CN101932996A (zh) * | 2007-09-24 | 2010-12-29 | 认知电子公司 | 具有降低功耗的并行处理计算机系统及提供该系统的方法 |
US20110093854A1 (en) * | 2007-12-14 | 2011-04-21 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | System comprising a plurality of processing units making it possible to execute tasks in parallel, by mixing the mode of execution of control type and the mode of execution of data flow type |
CN102508643A (zh) * | 2011-11-16 | 2012-06-20 | 刘大可 | 一种多核并行数字信号处理器及并行指令集的运行方法 |
CN102521201A (zh) * | 2011-11-16 | 2012-06-27 | 刘大可 | 多核数字信号处理器片上系统及数据传输方法 |
CN102567278A (zh) * | 2011-12-29 | 2012-07-11 | 中国科学院计算技术研究所 | 一种片上多核数据传输方法和装置 |
US20120266183A1 (en) * | 2011-04-16 | 2012-10-18 | Mark Henrik Sandstrom | Efficient Network and Memory Architecture for Multi-core Data Processing System |
CN103034615A (zh) * | 2012-12-07 | 2013-04-10 | 无锡美森微电子科技有限公司 | 一种适用于流应用多核处理器的存储管理方法 |
CN103092788A (zh) * | 2012-12-24 | 2013-05-08 | 华为技术有限公司 | 多核处理器及数据访问方法 |
CN103744644A (zh) * | 2014-01-13 | 2014-04-23 | 上海交通大学 | 采用四核结构搭建的四核处理器系统及数据交换方法 |
CN105095150A (zh) * | 2015-08-14 | 2015-11-25 | 中国电子科技集团公司第五十八研究所 | 一种支持片上网络的网络接口 |
US20160313991A1 (en) * | 2013-06-16 | 2016-10-27 | President And Fellows Of Harvard College | Methods and apparatus for parallel processing |
CN106293642A (zh) * | 2016-08-08 | 2017-01-04 | 合肥工业大学 | 一种用于粗粒度多核计算系统的分支处理模块及其分支处理机制 |
US9658675B1 (en) * | 2015-02-19 | 2017-05-23 | Amazon Technologies, Inc. | Achieving power saving by a circuit including pluralities of processing cores based on status of the buffers used by the processing cores |
US20170147513A1 (en) * | 2015-11-24 | 2017-05-25 | Knuedge, Inc. | Multiple processor access to shared program memory |
US20170220719A1 (en) * | 2016-02-01 | 2017-08-03 | King Fahd University Of Petroleum And Minerals | Multi-core compact executable trace processor |
CN109241641A (zh) * | 2018-09-18 | 2019-01-18 | 西安微电子技术研究所 | 一种双核ARM型SoC应用验证实现方法及应用验证板 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100675850B1 (ko) * | 2005-10-12 | 2007-02-02 | 삼성전자주식회사 | AXI 프로토콜을 적용한 NoC 시스템 |
CN100561924C (zh) * | 2007-10-10 | 2009-11-18 | 山东大学 | 片上网络数字路由器及其并行数据传输方法 |
CN105528311A (zh) * | 2015-12-11 | 2016-04-27 | 中国航空工业集团公司西安航空计算技术研究所 | 一种基于数据包的存储器读写电路及方法 |
CN108470009B (zh) * | 2018-03-19 | 2020-05-29 | 上海兆芯集成电路有限公司 | 处理电路及其神经网络运算方法 |
-
2019
- 2019-12-31 WO PCT/CN2019/130640 patent/WO2021134521A1/zh active Application Filing
- 2019-12-31 CN CN201980102940.2A patent/CN114902619B/zh active Active
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080177979A1 (en) * | 2006-03-01 | 2008-07-24 | Gheorghe Stefan | Hardware multi-core processor optimized for object oriented computing |
CN101082891A (zh) * | 2007-05-10 | 2007-12-05 | 忆正存储技术(深圳)有限公司 | 并行闪存控制器 |
US20100325346A1 (en) * | 2007-05-10 | 2010-12-23 | Memoright Memoritech (Shenzhen) Co., Ltd. | Parallel flash memory controller, chip and control method thereof |
CN101932996A (zh) * | 2007-09-24 | 2010-12-29 | 认知电子公司 | 具有降低功耗的并行处理计算机系统及提供该系统的方法 |
US20110093854A1 (en) * | 2007-12-14 | 2011-04-21 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | System comprising a plurality of processing units making it possible to execute tasks in parallel, by mixing the mode of execution of control type and the mode of execution of data flow type |
US20120266183A1 (en) * | 2011-04-16 | 2012-10-18 | Mark Henrik Sandstrom | Efficient Network and Memory Architecture for Multi-core Data Processing System |
CN102508643A (zh) * | 2011-11-16 | 2012-06-20 | 刘大可 | 一种多核并行数字信号处理器及并行指令集的运行方法 |
CN102521201A (zh) * | 2011-11-16 | 2012-06-27 | 刘大可 | 多核数字信号处理器片上系统及数据传输方法 |
CN102567278A (zh) * | 2011-12-29 | 2012-07-11 | 中国科学院计算技术研究所 | 一种片上多核数据传输方法和装置 |
CN103034615A (zh) * | 2012-12-07 | 2013-04-10 | 无锡美森微电子科技有限公司 | 一种适用于流应用多核处理器的存储管理方法 |
CN103092788A (zh) * | 2012-12-24 | 2013-05-08 | 华为技术有限公司 | 多核处理器及数据访问方法 |
US20160313991A1 (en) * | 2013-06-16 | 2016-10-27 | President And Fellows Of Harvard College | Methods and apparatus for parallel processing |
CN103744644A (zh) * | 2014-01-13 | 2014-04-23 | 上海交通大学 | 采用四核结构搭建的四核处理器系统及数据交换方法 |
US9658675B1 (en) * | 2015-02-19 | 2017-05-23 | Amazon Technologies, Inc. | Achieving power saving by a circuit including pluralities of processing cores based on status of the buffers used by the processing cores |
CN105095150A (zh) * | 2015-08-14 | 2015-11-25 | 中国电子科技集团公司第五十八研究所 | 一种支持片上网络的网络接口 |
US20170147513A1 (en) * | 2015-11-24 | 2017-05-25 | Knuedge, Inc. | Multiple processor access to shared program memory |
US20170220719A1 (en) * | 2016-02-01 | 2017-08-03 | King Fahd University Of Petroleum And Minerals | Multi-core compact executable trace processor |
CN106293642A (zh) * | 2016-08-08 | 2017-01-04 | 合肥工业大学 | 一种用于粗粒度多核计算系统的分支处理模块及其分支处理机制 |
CN109241641A (zh) * | 2018-09-18 | 2019-01-18 | 西安微电子技术研究所 | 一种双核ARM型SoC应用验证实现方法及应用验证板 |
Also Published As
Publication number | Publication date |
---|---|
CN114902619B (zh) | 2023-07-25 |
WO2021134521A1 (zh) | 2021-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9569366B2 (en) | System and method to provide non-coherent access to a coherent memory system | |
US11269529B2 (en) | Neural network data processing apparatus, method and electronic device | |
US7155554B2 (en) | Methods and apparatuses for generating a single request for block transactions over a communication fabric | |
JP6676027B2 (ja) | ネットワークプロセッサにおけるマルチコア相互接続 | |
US9465662B2 (en) | Processor with efficient work queuing | |
KR101121592B1 (ko) | 버스트 판독기록 동작을 구비한 처리 장치 | |
EP1358562A1 (en) | Method and apparatus for controlling flow of data between data processing systems via a memory | |
US9063928B2 (en) | Processing data packets from a receive queue in a remote direct memory access device | |
EP1358563A1 (en) | Method and apparatus for controlling flow of data between data processing systems via a memory | |
US8473658B2 (en) | Input output bridging | |
CN101443740A (zh) | 用于高速缓存存储器的最大驻留替换的方法和系统 | |
WO2002061590A1 (en) | Method and apparatus for transferring interrupts from a peripheral device to a host computer system | |
US7466716B2 (en) | Reducing latency in a channel adapter by accelerated I/O control block processing | |
US20050138638A1 (en) | Object request broker for accelerating object-oriented communications and method | |
US20140089587A1 (en) | Processor, information processing apparatus and control method of processor | |
CN114902619A (zh) | 一种存储管理装置及芯片 | |
CN113138711A (zh) | 一种存储管理装置及芯片 | |
US9906468B2 (en) | Packet traffic control in a network processor | |
US8176117B2 (en) | Accelerator for object-oriented communications and method | |
US20050216616A1 (en) | Inbound packet placement in host memory | |
CN112437032B (zh) | 数据收发装置及方法、存储介质和电子设备 | |
CN112825101B (zh) | 芯片架构及其数据处理方法、电子设备及存储介质 | |
JPH08212179A (ja) | マルチプロセッサシステム用データ通信装置 | |
CN111638854A (zh) | Nas构建的性能优化方法、装置及san堆栈块设备 | |
JPH02310760A (ja) | データ処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |