CN114528998B - Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system - Google Patents
Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system Download PDFInfo
- Publication number
- CN114528998B CN114528998B CN202210091563.0A CN202210091563A CN114528998B CN 114528998 B CN114528998 B CN 114528998B CN 202210091563 A CN202210091563 A CN 202210091563A CN 114528998 B CN114528998 B CN 114528998B
- Authority
- CN
- China
- Prior art keywords
- boards
- counting
- external trigger
- sampling
- trigger signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06E—OPTICAL COMPUTING DEVICES; COMPUTING DEVICES USING OTHER RADIATIONS WITH SIMILAR PROPERTIES
- G06E3/00—Devices not provided for in group G06E1/00, e.g. for processing analogue or hybrid data
- G06E3/001—Analogue devices in which mathematical operations are carried out with the aid of optical or electro-optical elements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Analysis (AREA)
- Artificial Intelligence (AREA)
- Computational Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Nonlinear Science (AREA)
- Evolutionary Computation (AREA)
- Optics & Photonics (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The application discloses a method, equipment and medium for synchronizing multi-board card signals of a quantum measurement and control system, wherein the method comprises the following steps: determining a plurality of boards to be synchronized, and sending a reference clock signal and a calibration clock signal to the plurality of boards; determining counting time delay periods respectively corresponding to the plurality of boards according to the counting threshold, and starting to accumulate cycle counts for the plurality of boards; determining that a main control board card in a plurality of board cards starts to sample external trigger signals, sampling rising edges of the trigger signals through the main control board card, and forwarding the external trigger signals to other board cards through the main control board card; and sampling the external trigger signal through other boards, sampling the rising edge of the external trigger signal, and sending the waveform signal through other boards. Aiming at the complex implementation scheme and the fixed phase requirement of the external trigger signal and the board card working clock in the signal synchronization scheme in the existing quantum measurement and control field, a new scheme is provided. The method is convenient to implement, simple in flow, efficient and stable.
Description
Technical Field
The application relates to the technical field of quantum measurement and control systems, in particular to a multi-board-card signal synchronization method, equipment and medium for a quantum measurement and control system.
Background
At present, the electronic information technology industry develops rapidly, various high-performance programmable logic chips appear, and many complex application requirements can be realized. The current quantum technology is rapidly developed, and the number of quantum bits needing to be controlled simultaneously is increased, so that the quantum measurement and control equipment is required to synchronously send out multi-path waveform signals so as to realize measurement of a plurality of quantum bits.
In the prior art, a plurality of methods for synchronizing the multipath waveform signals by the quantum measurement and control equipment exist, but the implementation scheme is complex, and the conditions that an external trigger signal and a board card working clock have fixed phases and the like are needed, so that a plurality of limitations and inconvenience are caused to the use of users.
Disclosure of Invention
In order to solve the above problems, that is, to solve the problem that in the prior art, when the quantum measurement and control device synchronizes multiple waveform signals, the implementation scheme is complex, and the external trigger signal and the board working clock are required to have limiting conditions such as fixed phase, the application provides a multi-board signal synchronization method, device and medium for the quantum measurement and control system, comprising:
in a first aspect, the present application proposes a method for synchronizing multiple board signals for a quantum measurement and control system, including: determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks; determining counting time delay periods corresponding to the plurality of boards respectively according to a counting threshold, sampling rising edges of the calibration clock signals through counting clocks corresponding to the plurality of boards respectively, and starting accumulated cycle counting of the plurality of boards according to rising edge sampling results, the corresponding counting time delay periods and the corresponding counting clocks; determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold; and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
In one example, before determining the count delay periods respectively corresponding to the plurality of boards according to the count threshold, the method further includes: obtaining the line length between the plurality of board cards and the upper computer respectively, and obtaining a calibration delay period through a user instruction; and determining a longest counting period according to the line length, and adding the longest counting period and the calibration delay period to be used as a counting threshold value.
In one example, determining that a master control board card in the plurality of board cards starts to sample an external trigger signal, sampling a rising edge of the external trigger signal by the master control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards by the master control board card according to a rising edge sampling result and the count threshold, specifically including: determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, and collecting the rising edge of the external trigger signal through the main control board card; and if the current counting period is not full of the calibration delay period according to the rising edge sampling result, forwarding the external trigger signal to other boards of the boards through the main control board, otherwise, forwarding the external trigger signal to other boards of the boards through the main control board until the current counting period is a first specified value, wherein the first specified value belongs to the range of the calibration delay period.
In one example, the external trigger signal forwarded by the main control board card is sampled by the other board cards, a rising edge of the external trigger signal is sampled, and according to a sampling result of the rising edge and the counting threshold, a waveform signal is sent by the other board cards, which specifically includes: determining that the other board cards receive the external trigger signals forwarded by the main control board card; sampling the external trigger signal forwarded by the main control board card through the other board cards, and sampling the rising edge of the external trigger signal; and if the current counting period is determined to be a second designated value according to the sampling result of the rising edge, sending waveform signals through the other boards, otherwise, sending waveform signals through the other boards until the current counting period is the second designated value, wherein the second designated value belongs to the range of the calibration delay period.
In one example, before determining a plurality of boards to be synchronized and transmitting a reference clock signal and a calibration clock signal to the plurality of boards, the method includes: a reference clock signal having a fixed phase relationship and a calibration clock signal are generated by a clock generator, wherein the clock period of the calibration clock signal is an integer multiple of a plurality of board card count clock periods.
In one example, the method further comprises: the clock frequency of the reference clock signal is determined according to a user instruction.
In one example, the method further comprises: and acquiring the longest transmission time delay of the plurality of boards, determining the multiple of the counting clock period according to the longest transmission time delay, and generating the calibration clock signal according to the multiple.
In one example, the method further comprises: and sending the reference clock signal and the calibration clock signal to the plurality of boards through the BNC coaxial cables with equal lengths.
On the other hand, the application also provides a multi-board card signal synchronization device for a quantum measurement and control system, which comprises: at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the following instructions: determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks; determining counting time delay periods corresponding to the plurality of boards respectively according to a counting threshold, sampling rising edges of the calibration clock signals through counting clocks corresponding to the plurality of boards respectively, and starting accumulated cycle counting of the plurality of boards according to rising edge sampling results, the corresponding counting time delay periods and the corresponding counting clocks; determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold; and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
In another aspect, the present application also provides a non-volatile computer storage medium storing computer-executable instructions configured to: determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks; determining counting time delay periods corresponding to the plurality of boards respectively according to a counting threshold, sampling rising edges of the calibration clock signals through counting clocks corresponding to the plurality of boards respectively, and starting accumulated cycle counting of the plurality of boards according to rising edge sampling results, the corresponding counting time delay periods and the corresponding counting clocks; determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold; and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
The multi-board card signal synchronization method, the device and the medium for the quantum measurement and control system have the following beneficial effects: aiming at the complex implementation scheme and the fixed phase requirements of an external trigger signal and a board work clock in the prior signal synchronization scheme in the field of quantum measurement and control, the multi-board signal synchronization method for the quantum measurement and control system is provided. The method is convenient to implement, simple in flow, efficient and stable.
Drawings
The accompanying drawings, which are included to provide a further understanding of the application and are incorporated in and constitute a part of this application, illustrate embodiments of the application and together with the description serve to explain the application and do not constitute an undue limitation to the application. In the drawings:
FIG. 1 is a schematic flow chart of a method for synchronizing signals of multiple boards for a quantum measurement and control system in an embodiment of the present application;
fig. 2 is a schematic diagram of a multi-board signal synchronization device for a quantum measurement and control system in an embodiment of the present application.
Detailed Description
For the purposes, technical solutions and advantages of the present application, the technical solutions of the present application will be clearly and completely described below with reference to specific embodiments of the present application and corresponding drawings. It will be apparent that the described embodiments are only some, but not all, of the embodiments of the present application. All other embodiments, which can be made by one of ordinary skill in the art without undue burden from the present disclosure, are within the scope of the present disclosure.
The following describes in detail the technical solutions provided by the embodiments of the present application with reference to the accompanying drawings.
As shown in fig. 1, a method for synchronizing multiple board signals for a quantum measurement and control system according to an embodiment of the present application includes:
s101: and determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks.
Specifically, the upper computer determines a plurality of boards to be synchronized, and before that, the upper computer should generate a reference clock signal and a calibration clock signal with a fixed phase relationship through the clock generator, wherein the clock period of the calibration clock signal is an integer multiple of the clock period counted by the plurality of boards.
In addition, the clock frequency of the reference clock signal can be determined according to the user instruction and used as a system reference clock of the internal circuit of each board FPGA chip.
In addition, the calibration clock signal is used as the calibration clock of the counting start point of each board card, the clock period is an integral multiple of the counting clock period of each board card, the multiple is determined according to the longest transmission delay of each board card which is synchronous as required, namely the upper computer can acquire the longest transmission delays of a plurality of board cards, determine the multiple of the counting clock period according to the longest transmission delay, and generate the calibration clock signal according to the multiple.
In addition, the reference clock signal and the calibration clock signal can be sent to a plurality of boards through the BNC coaxial cables with equal lengths.
S102: and determining the corresponding counting time delay periods of the plurality of boards according to the counting threshold, sampling the rising edge of the calibration clock signal by the corresponding counting clocks of the plurality of boards, and starting to accumulate and count the plurality of boards according to the rising edge sampling result, the corresponding counting time delay periods and the corresponding counting clocks.
Before this, the host computer or the system should also acquire the line lengths between the plurality of boards and the host computer, respectively, and acquire the calibration delay period through the user instruction, determine the longest count period, for example, 30 count periods according to the line lengths, and add the longest count period to the calibration delay period, for example, 10 count periods, as the count threshold, that is, 40 count periods.
For example, each board card determines a corresponding counting delay period according to the counting threshold, wherein the counting delay period is in the range of the counting threshold and is related to the length of a line between the host computer and the board card.
For example, assuming that the number of boards to be synchronized is 5, the delay of the external trigger signal sent by the first-stage main control board card to the second-stage first board card is 10 count periods, the delay of the external trigger signal sent by the first-stage main control board card to the second-stage second board card is 15 count periods, the delay of the external trigger signal sent by the second-stage third board card is 20 count periods, and the delay of the external trigger signal sent by the second-stage fourth board card is 30 count periods, so that the longest count period is 30 count periods, and the count threshold is the longest count period 30 plus the calibration delay period 10, i.e. 40.
And each board card samples and calibrates the rising edge of the clock signal by using the counting clock, each board card only needs to sample once, after sampling the rising edge, the board card starts to take the counting clock as a period according to the sampling result of the rising edge, and then performs accumulated cycle counting after performing corresponding technical time delay period.
S103: determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold.
Specifically, the upper computer determines that a main control board card in the plurality of board cards starts to sample the external trigger signal, and collects the rising edge of the external trigger signal through the main control board card.
And if the current counting period is not full of the calibration delay period, forwarding the external trigger signal to other boards of the boards through the main control board, otherwise, forwarding the external trigger signal to other boards of the boards through the main control board until the current counting period is a first specified value, wherein the first specified value belongs to the range of the calibration delay period.
For example, after the main control board samples the rising edge of the external trigger signal, if the number of the current counting periods of the board is greater than 5 and smaller than 10, the external trigger signal is sent to other boards, otherwise, when the next counting period is 5, the external trigger signal is sent to other boards. Here, 5 is the first specified value, and since the calibration delay period is 10, the first specified value should be within 10.
S104: and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
Specifically, the upper computer determines that other boards receive the external trigger signal forwarded by the main control board.
And then, the external trigger signal forwarded by the main control board card is sampled through other boards, and the rising edge of the external trigger signal is sampled.
And sending a waveform signal through other boards if the current counting period is determined to be a second designated value according to the sampling result of the rising edge, otherwise, sending the waveform signal through other boards until the current counting period is the second designated value, wherein the second designated value belongs to the range of the calibration delay period.
For example, the other boards sample the external trigger signal forwarded by the main control board by themselves, and after sampling the rising edge of the external trigger signal, when the counting period is 1, the waveform signal is sent out. The 1 is the second specified value, because the calibration delay period is 10, and the sampling range of the number of counting periods of the main control board card is more than 5 and less than 10, so the number of counting periods of the main control board card is 9 at the maximum, and the second specified value can only be 1, so that the final addition of the calibration delay periods is ensured not to exceed 10.
In one embodiment, as shown in fig. 2, the present application further provides a multi-board signal synchronization device for a quantum measurement and control system, including:
at least one processor; the method comprises the steps of,
a memory communicatively coupled to the at least one processor; wherein, the liquid crystal display device comprises a liquid crystal display device,
the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the following instructions:
determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks;
determining counting time delay periods corresponding to the plurality of boards respectively according to a counting threshold, sampling rising edges of the calibration clock signals through counting clocks corresponding to the plurality of boards respectively, and starting accumulated cycle counting of the plurality of boards according to rising edge sampling results, the corresponding counting time delay periods and the corresponding counting clocks;
determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
In one embodiment, the present application also provides a non-volatile computer storage medium storing computer-executable instructions configured to:
determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks;
determining counting time delay periods corresponding to the plurality of boards respectively according to a counting threshold, sampling rising edges of the calibration clock signals through counting clocks corresponding to the plurality of boards respectively, and starting accumulated cycle counting of the plurality of boards according to rising edge sampling results, the corresponding counting time delay periods and the corresponding counting clocks;
determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
All embodiments in the application are described in a progressive manner, and identical and similar parts of all embodiments are mutually referred, so that each embodiment mainly describes differences from other embodiments. In particular, for the apparatus and medium embodiments, the description is relatively simple, as it is substantially similar to the method embodiments, with reference to the section of the method embodiments being relevant.
The devices and media provided in the embodiments of the present application are in one-to-one correspondence with the methods, so that the devices and media also have similar beneficial technical effects as the corresponding methods, and since the beneficial technical effects of the methods have been described in detail above, the beneficial technical effects of the devices and media are not described in detail herein.
It will be appreciated by those skilled in the art that embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment, or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
In one typical configuration, a computing device includes one or more processors (CPUs), input/output interfaces, network interfaces, and memory.
The memory may include volatile memory in a computer-readable medium, random Access Memory (RAM) and/or nonvolatile memory, such as Read Only Memory (ROM) or flash memory (flash RAM). Memory is an example of computer-readable media.
Computer readable media, including both non-transitory and non-transitory, removable and non-removable media, may implement information storage by any method or technology. The information may be computer readable instructions, data structures, modules of a program, or other data. Examples of storage media for a computer include, but are not limited to, phase change memory (PRAM), static Random Access Memory (SRAM), dynamic Random Access Memory (DRAM), other types of Random Access Memory (RAM), read Only Memory (ROM), electrically Erasable Programmable Read Only Memory (EEPROM), flash memory or other memory technology, compact disc read only memory (CD-ROM), digital Versatile Discs (DVD) or other optical storage, magnetic cassettes, magnetic tape magnetic disk storage or other magnetic storage devices, or any other non-transmission medium, which can be used to store information that can be accessed by a computing device. Computer-readable media, as defined herein, does not include transitory computer-readable media (transmission media), such as modulated data signals and carrier waves.
It should also be noted that the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article or apparatus that comprises the element.
The foregoing is merely exemplary of the present application and is not intended to limit the present application. Various modifications and changes may be made to the present application by those skilled in the art. Any modifications, equivalent substitutions, improvements, etc. which are within the spirit and principles of the present application are intended to be included within the scope of the claims of the present application.
Claims (10)
1. The multi-board card signal synchronization method for the quantum measurement and control system is characterized by comprising the following steps of:
determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks;
determining counting time delay periods corresponding to the plurality of boards respectively according to a counting threshold, sampling rising edges of the calibration clock signals through counting clocks corresponding to the plurality of boards respectively, and starting accumulated cycle counting of the plurality of boards according to rising edge sampling results, the corresponding counting time delay periods and the corresponding counting clocks;
determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
2. The method for synchronizing signals of multiple boards for a quantum measurement and control system according to claim 1, wherein before determining counting delay periods respectively corresponding to the multiple boards according to a counting threshold, the method further comprises:
obtaining the line length between the plurality of board cards and the upper computer respectively, and obtaining a calibration delay period through a user instruction;
and determining a longest counting period according to the line length, and adding the longest counting period and the calibration delay period to be used as a counting threshold value.
3. The method for synchronizing signals of multiple boards for a quantum measurement and control system according to claim 2, wherein determining that a master control board among the multiple boards starts to sample an external trigger signal, and sampling a rising edge of the external trigger signal by the master control board, and forwarding the external trigger signal to other boards of the multiple boards by the master control board according to a rising edge sampling result and the count threshold, specifically comprising:
determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, and collecting the rising edge of the external trigger signal through the main control board card;
and if the current counting period is not full of the calibration delay period according to the rising edge sampling result, forwarding the external trigger signal to other boards of the boards through the main control board, otherwise, forwarding the external trigger signal to other boards of the boards through the main control board until the current counting period is a first specified value, wherein the first specified value belongs to the range of the calibration delay period.
4. The method for synchronizing signals of multiple boards for a quantum measurement and control system according to claim 2, wherein the steps of sampling the external trigger signal forwarded by the main control board by the other boards, sampling a rising edge of the external trigger signal, and transmitting a waveform signal by the other boards according to a sampling result of the rising edge and the count threshold value comprise:
determining that the other board cards receive the external trigger signals forwarded by the main control board card;
sampling the external trigger signal forwarded by the main control board card through the other board cards, and sampling the rising edge of the external trigger signal;
and if the current counting period is determined to be a second designated value according to the sampling result of the rising edge, sending waveform signals through the other boards, otherwise, sending waveform signals through the other boards until the current counting period is the second designated value, wherein the second designated value belongs to the range of the calibration delay period.
5. The method for synchronizing signals of multiple boards for a quantum measurement and control system according to claim 1, wherein before determining a plurality of boards to be synchronized and transmitting a reference clock signal and a calibration clock signal to the plurality of boards, the method comprises:
a reference clock signal having a fixed phase relationship and a calibration clock signal are generated by a clock generator, wherein the clock period of the calibration clock signal is an integer multiple of a plurality of board card count clock periods.
6. The method for synchronizing multi-board signals for a quantum measurement and control system of claim 5, further comprising:
the clock frequency of the reference clock signal is determined according to a user instruction.
7. The method for synchronizing multi-board signals for a quantum measurement and control system of claim 5, further comprising:
and acquiring the longest transmission time delay of the plurality of boards, determining the multiple of the counting clock period according to the longest transmission time delay, and generating the calibration clock signal according to the multiple.
8. The method for synchronizing multi-board signals for a quantum measurement and control system of claim 1, further comprising:
and sending the reference clock signal and the calibration clock signal to the plurality of boards through the BNC coaxial cables with equal lengths.
9. A many integrated circuit boards signal synchronization equipment for quantum measurement and control system, its characterized in that includes:
at least one processor; the method comprises the steps of,
a memory communicatively coupled to the at least one processor; wherein, the liquid crystal display device comprises a liquid crystal display device,
the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the following instructions:
determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks;
determining counting time delay periods corresponding to the plurality of boards respectively according to a counting threshold, sampling rising edges of the calibration clock signals through counting clocks corresponding to the plurality of boards respectively, and starting accumulated cycle counting of the plurality of boards according to rising edge sampling results, the corresponding counting time delay periods and the corresponding counting clocks;
determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
10. A non-transitory computer storage medium storing computer-executable instructions, the computer-executable instructions configured to:
determining a plurality of boards to be synchronized, sending reference clock signals and calibration clock signals to the boards, and respectively carrying out frequency division processing on the reference clock signals by the boards through a mode clock manager to obtain respective corresponding counting clocks;
determining counting time delay periods corresponding to the plurality of boards respectively according to a counting threshold, sampling rising edges of the calibration clock signals through counting clocks corresponding to the plurality of boards respectively, and starting accumulated cycle counting of the plurality of boards according to rising edge sampling results, the corresponding counting time delay periods and the corresponding counting clocks;
determining that a main control board card in the plurality of board cards starts to sample an external trigger signal, sampling the rising edge of the external trigger signal through the main control board card, and forwarding the external trigger signal to other board cards of the plurality of board cards through the main control board card according to the rising edge sampling result and the counting threshold;
and sampling the external trigger signal forwarded by the main control board card through the other board cards, sampling the rising edge of the external trigger signal, and sending waveform signals through the other board cards according to the sampling result of the rising edge and the counting threshold value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210091563.0A CN114528998B (en) | 2022-01-26 | 2022-01-26 | Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210091563.0A CN114528998B (en) | 2022-01-26 | 2022-01-26 | Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114528998A CN114528998A (en) | 2022-05-24 |
| CN114528998B true CN114528998B (en) | 2023-05-12 |
Family
ID=81622350
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210091563.0A Active CN114528998B (en) | 2022-01-26 | 2022-01-26 | Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114528998B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115001646B (en) * | 2022-08-01 | 2022-11-18 | 杭州加速科技有限公司 | Clock synchronization calibration method and device suitable for multiple board cards |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106788853A (en) * | 2017-01-26 | 2017-05-31 | 华为技术有限公司 | A kind of clock synchronization apparatus and method |
| CN107070577A (en) * | 2017-03-28 | 2017-08-18 | 深圳怡化电脑股份有限公司 | The synchronous method and its equipment of a kind of equipment clock |
| CN107145468A (en) * | 2017-07-19 | 2017-09-08 | 中国科学技术大学 | Signal generating and reading device and control method |
| CN111598727A (en) * | 2020-07-23 | 2020-08-28 | 国网江西省电力有限公司电力科学研究院 | Method for improving metering clock synchronization of intelligent substation based on code phase counting method |
| CN111707852A (en) * | 2020-06-29 | 2020-09-25 | 济南浪潮高新科技投资发展有限公司 | Method, device, equipment and storage medium for synchronizing signals of multi-channel waveform generator |
| CN111880603A (en) * | 2020-07-27 | 2020-11-03 | 济南浪潮高新科技投资发展有限公司 | Multi-chassis feedback result control trigger synchronization method, device, equipment and medium |
| CN112532215A (en) * | 2020-11-30 | 2021-03-19 | 济南浪潮高新科技投资发展有限公司 | Multi-channel synchronization signal generation system, method, equipment and medium |
| CN113423136A (en) * | 2021-06-22 | 2021-09-21 | 展讯通信（上海）有限公司 | Crystal oscillator clock calibration method, device, medium and equipment |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102161821B1 (en) * | 2014-08-26 | 2020-10-06 | 삼성전자주식회사 | Clock monitor and system on chip including the same |
| US10983507B2 (en) * | 2016-05-09 | 2021-04-20 | Strong Force Iot Portfolio 2016, Llc | Method for data collection and frequency analysis with self-organization functionality |
-
2022
- 2022-01-26 CN CN202210091563.0A patent/CN114528998B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106788853A (en) * | 2017-01-26 | 2017-05-31 | 华为技术有限公司 | A kind of clock synchronization apparatus and method |
| CN107070577A (en) * | 2017-03-28 | 2017-08-18 | 深圳怡化电脑股份有限公司 | The synchronous method and its equipment of a kind of equipment clock |
| CN107145468A (en) * | 2017-07-19 | 2017-09-08 | 中国科学技术大学 | Signal generating and reading device and control method |
| CN111707852A (en) * | 2020-06-29 | 2020-09-25 | 济南浪潮高新科技投资发展有限公司 | Method, device, equipment and storage medium for synchronizing signals of multi-channel waveform generator |
| CN111598727A (en) * | 2020-07-23 | 2020-08-28 | 国网江西省电力有限公司电力科学研究院 | Method for improving metering clock synchronization of intelligent substation based on code phase counting method |
| CN111880603A (en) * | 2020-07-27 | 2020-11-03 | 济南浪潮高新科技投资发展有限公司 | Multi-chassis feedback result control trigger synchronization method, device, equipment and medium |
| CN112532215A (en) * | 2020-11-30 | 2021-03-19 | 济南浪潮高新科技投资发展有限公司 | Multi-channel synchronization signal generation system, method, equipment and medium |
| CN113423136A (en) * | 2021-06-22 | 2021-09-21 | 展讯通信（上海）有限公司 | Crystal oscillator clock calibration method, device, medium and equipment |
Non-Patent Citations (4)
| Title |
|---|
| An Improved Time Synchronous System Based on GPS Disciplined Rubidium;Cui Baojian 等;《2010 International Conference on Intelligent Computation Technology and Automation》;599-602 * |
| 基于TDC技术的高分辨率测时仪的设计与实现;刘璐;《中国优秀硕士学位论文全文数据库工程科技Ⅱ辑》(第(2016)04期);C042-732 * |
| 数控系统现场总线时钟同步机制的设计;王志成 等;《中国机械工程》;第21卷(第18期);2207-2211 * |
| 高精度测量系统的时间基准确定和相位校准方法研究;郭宇 等;《全球定位系统》;第45卷(第4期);15-28 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114528998A (en) | 2022-05-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109739929B (en) | Data synchronization method, device and system | |
| CN107277594B (en) | Method and device for synchronizing video and audio with bullet screen | |
| CN113615088B (en) | Clock domain crossing synchronization circuit and method | |
| CN114528998B (en) | Multi-board card signal synchronization method, equipment and medium for quantum measurement and control system | |
| US7373250B2 (en) | AGPS module time synchronization method and device using system time information in mobile terminal | |
| CN110708133B (en) | Method and device for clock synchronization and time synchronization in system based on FPGA | |
| CN111880603A (en) | Multi-chassis feedback result control trigger synchronization method, device, equipment and medium | |
| CN110535551B (en) | Method and system for synchronizing fault recording sampling data in power system | |
| CN110768664B (en) | Data sampling method and device | |
| CN112989758B (en) | Method for synchronously resetting multiple prototype verification boards, verification system and storage medium | |
| EP3872996A1 (en) | Adc-sampled data identification method and system, integrated circuit, and decoding device | |
| US5651014A (en) | Rate generator circuit for semiconductor test system | |
| CN111221378B (en) | Clock domain conversion method and device of periodic signal and readable storage medium | |
| CN109446271B (en) | Data synchronization method, device, equipment and medium | |
| CN109189864B (en) | Method, device and equipment for determining data synchronization delay | |
| CN112532215B (en) | Multi-channel synchronous signal generation system, method, equipment and medium | |
| CN105515752A (en) | Data synchronizing method for eliminating network clock skew | |
| CN110888622A (en) | Method, device, equipment and medium for realizing asynchronous FIFO (first in first out) with any depth | |
| CN111446960B (en) | Clock output circuit | |
| CN114296511A (en) | Real-time clock calibration circuit, method and chip structure | |
| CN111309475B (en) | Detection task execution method and equipment | |
| CN110161552B (en) | Data processing method, device and equipment for detector | |
| CN109633228B (en) | Sampling method and device in oscilloscope and oscilloscope | |
| CN114878878A (en) | Method, device and medium for synchronizing arbitrary waveform generator | |
| CN109155798B (en) | Asynchronous FIFO circuit and time delay determination method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |