CN114120925A - Source electrode driving circuit and display device - Google Patents

Source electrode driving circuit and display device Download PDF

Info

Publication number
CN114120925A
CN114120925A CN202111430692.XA CN202111430692A CN114120925A CN 114120925 A CN114120925 A CN 114120925A CN 202111430692 A CN202111430692 A CN 202111430692A CN 114120925 A CN114120925 A CN 114120925A
Authority
CN
China
Prior art keywords
control
line
lead
control line
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202111430692.XA
Other languages
Chinese (zh)
Other versions
CN114120925B (en
Inventor
单冬晓
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Chengdu BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202111430692.XA priority Critical patent/CN114120925B/en
Publication of CN114120925A publication Critical patent/CN114120925A/en
Application granted granted Critical
Publication of CN114120925B publication Critical patent/CN114120925B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention provides a source electrode driving circuit and a display device, wherein the source electrode driving circuit is applied to a display panel, the display panel comprises sub-pixels with M colors and a plurality of data lines, and the source electrode driving circuit comprises: n control lines and a plurality of multiplexer units; the multiplexer unit comprises N switches, the control ends of the N switches are connected with the N control lines in a one-to-one correspondence mode, the input ends of the N switches are connected with the same data signal input line, and the output ends of the N switches are connected with the N data lines in a one-to-one correspondence mode; the N data lines comprise a first data line and a second data line, and the first data line and the second data line are electrically connected with the sub-pixels with the same color; the N control lines comprise a first control line and a second control line, the first control line and the second control line are used for respectively driving switches electrically connected with the first data line and the second data line, X control lines are arranged between the first control line and the second control line or adjacent to or spaced between the first control line and the second control line, and X is smaller than or equal to M-2.

Description

Source electrode driving circuit and display device
Technical Field
The embodiment of the invention relates to the technical field of display, in particular to a source electrode driving circuit and a display device.
Background
As the resolution of an AMOLED (Active-matrix organic light-emitting diode) panel becomes higher and higher, the number of source drivers becomes larger and larger, which causes a challenge in the module manufacturing process. In order to reduce the number of source drivers and reduce the size and cost of Integrated Circuits (ICs), source driver multiplexing is introduced, and two or even more columns of pixels can be driven by the same source driver. However, when the multiplexing ratio of the source drivers (i.e. the number of pixel rows that can be driven by each source driver) is increased, the source driver circuit is more complicated, and the number of overlapping traces is more, which may cause crosstalk between different signals, thereby affecting the picture quality and causing poor display.
Disclosure of Invention
The embodiment of the invention provides a source electrode driving circuit and a display device, which are used for solving the problem of poor display caused by crosstalk between signals due to a source electrode driver multiplexing technology.
In order to solve the technical problem, the invention is realized as follows:
in a first aspect, an embodiment of the present invention provides a source driving circuit, which is applied to a display panel, where the display panel includes M color sub-pixels and a plurality of data lines for inputting data signals to the sub-pixels, M is a positive integer greater than 1, the data lines are sequentially arranged in a first direction, and the source driving circuit includes:
n control lines and a plurality of multiplexer units, N being a positive integer greater than 1;
the multiplexer unit comprises N switches, control ends of the N switches are connected with the N control lines in a one-to-one correspondence mode, input ends of the N switches are connected with the same data signal input line, and output ends of the N switches are connected with the N data lines in a one-to-one correspondence mode;
the N switches are driven by the N control lines, so that the data signal input lines can be controlled to input data signals to the N data lines in a time-sharing mode;
the N data lines comprise a first data line and a second data line, the first data line is electrically connected with a first sub-pixel, the second data line is electrically connected with a second sub-pixel, and the first sub-pixel and the second sub-pixel are in the same color;
the N control lines comprise a first control line and a second control line, the first control line and the second control line are used for respectively driving switches electrically connected with the first data line and the second data line, the first control line and the second control line are adjacent, or X control lines are arranged between the first control line and the second control line at intervals, and X is smaller than or equal to M-2.
Optionally, the control ends of the N switches are respectively connected with the N control lines in a one-to-one correspondence manner through N control lead wires;
the control wire extends along the first direction, the N switches are sequentially arranged along the first direction, the control lead extends along a second direction, and the second direction is intersected with the first direction.
Optionally, the difference between the overlapping number of at least two control leads controlling the same color sub-pixel in the N control leads and the control line controlling the different color sub-pixel is less than M.
Optionally, in at least two control leads controlling the sub-pixels of the same color in the N control leads, the difference between the overlapping number of the adjacent two control leads and the control line controlling the sub-pixels of different colors is 1.
Optionally, the plurality of multiplexer units comprise: adjacent first and second multiplexer units;
the first multiplexer unit is connected to the first control line by a first control lead and to the second control line by a second control lead;
the second multiplexer unit is connected to the first control line through a third control lead and connected to the second control line through a fourth control lead;
the first control lead, the second control lead, the third control lead and the fourth control lead are sequentially arranged at intervals.
Optionally, the display panel includes sub-pixels of 3 colors, where N is equal to 3 × N, and N is a positive integer greater than or equal to 2.
Optionally, the display panel includes a red sub-pixel, a green sub-pixel, and a blue sub-pixel, and the data lines corresponding to the red sub-pixel, the green sub-pixel, and the blue sub-pixel are sequentially arranged at intervals in a crossing manner.
Optionally, N is 12, each color sub-pixel corresponds to four adjacent control lines, and each multiplexer unit is connected to the four control lines through four control lead lines respectively;
the four control lines comprise a first control line, a second control line, a third control line and a fourth control line which are arranged in sequence;
the four control lead wires comprise a first control lead wire, a second control lead wire, a third control lead wire and a fourth control lead wire which are arranged in sequence;
the four control lines and the four control leads are connected in a mode including one of the following modes:
the first control line is connected with the first control lead, the second control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the third control line is connected with the fourth control lead;
the first control line is connected with the first control lead, the third control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the second control line is connected with the fourth control lead;
the second control line is connected with the first control lead, the first control line is connected with the second control lead, the third control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead;
the second control line is connected with the first control lead, the fourth control line is connected with the second control lead, the third control line is connected with the third control lead, and the first control line is connected with the fourth control lead;
the third control line is connected with the first control lead, the first control line is connected with the second control lead, the second control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead;
the third control line is connected with the first control lead, the fourth control line is connected with the second control lead, the second control line is connected with the third control lead, and the first control line is connected with the fourth control lead;
the fourth control line is connected with the first control lead, the second control line is connected with the second control lead, the first control line is connected with the third control lead, and the third control line is connected with the fourth control lead;
the fourth control line is connected with the first control lead, the third control line is connected with the second control lead, the first control line is connected with the third control lead, and the second control line is connected with the fourth control lead.
In a second aspect, an embodiment of the present invention provides a display device, including the source driver circuit as described in the first aspect.
Optionally, the display device is an AMOLED display device.
In the embodiment of the invention, the difference of the interference degree of the adjacent pixels is reduced by adjusting the overlapping times of at least two control lines and other control lines for driving the sub-pixels with the same color, so that the quality of a display picture is improved, and poor display is reduced.
Drawings
Various other advantages and benefits will become apparent to those of ordinary skill in the art upon reading the following detailed description of the preferred embodiments. The drawings are only for purposes of illustrating the preferred embodiments and are not to be construed as limiting the invention. Also, like reference numerals are used to refer to like parts throughout the drawings. In the drawings:
FIG. 1 is a schematic diagram of a source driver circuit in the related art;
fig. 2 is a schematic structural diagram of a source driving circuit according to a first embodiment of the invention;
fig. 3 is a schematic structural diagram of a source driving circuit according to a second embodiment of the invention;
fig. 4 is a schematic structural diagram of a source driver circuit according to a third embodiment of the invention;
fig. 5 is a schematic structural diagram of a display device according to an embodiment of the invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1, fig. 1 is a schematic diagram of a Source driver circuit in the related art, where the Source driver circuit includes a plurality of Multiplexer (MUX) units, and the MUX units drive pixels in a 1:6 routing manner, that is, each Source driver is connected to 2 columns of pixels (6 columns of sub-pixels), and splits 1 Data signal into 6 Source signals through the driving control of the MUX units.
As can be seen from fig. 1, the traces between the multiplexer cells may overlap, thereby creating parasitic capacitance. For a multiplexer unit (a circuit unit which splits 1 Data signal into 6 Source signals), the colors of the sub-pixels respectively corresponding to the control lines MUX [1] -MUX [6] are Red (Red), Green (Green), Blue (Blue), Red, Green and Blue, the overlapping times of the routing of the control lines MUX [1] -MUX [6] and other control lines MUX are 5, 4, 3, 2, 1 and 0 respectively, and it can be seen that, in the same multiplexer unit, the overlapping times of the control lines MUX of the same color are different by 3, and the received interference degree is also greatly different.
In order to solve the problem of poor display caused by crosstalk between signals due to a source driver multiplexing technology, an embodiment of the present invention provides a source driving circuit, which is applied to a display panel, where the display panel includes M color sub-pixels and a plurality of data lines for inputting data signals to the sub-pixels, M is a positive integer greater than 1, the data lines are sequentially arranged in a first direction, and the source driving circuit includes:
n control lines and a plurality of multiplexer units, N being a positive integer greater than 1;
the multiplexer unit comprises N switches, control ends of the N switches are connected with the N control lines in a one-to-one correspondence mode, input ends of the N switches are connected with the same data signal input line, and output ends of the N switches are connected with the N data lines in a one-to-one correspondence mode;
the N switches are driven by the N control lines, so that the data signal input lines can be controlled to input data signals to the N data lines in a time-sharing mode;
the N data lines comprise a first data line and a second data line, the first data line is electrically connected with a first sub-pixel, the second data line is electrically connected with a second sub-pixel, and the first sub-pixel and the second sub-pixel are in the same color;
the N control lines comprise a first control line and a second control line, the first control line and the second control line are used for respectively driving switches electrically connected with the first data line and the second data line, the first control line and the second control line are adjacent, or X control lines are arranged between the first control line and the second control line at intervals, and X is smaller than or equal to M-2.
In the embodiment of the invention, the difference of the interference degree of the adjacent pixels is reduced by adjusting the overlapping times of at least two control lines and other control lines for driving the sub-pixels with the same color, so that the quality of a display picture is improved, and poor display is reduced.
In the embodiment of the present invention, optionally, the control ends of the N switches are respectively connected to the N control lines in a one-to-one correspondence manner through N control lead wires; the control wire extends along the first direction, the N switches are sequentially arranged along the first direction, the control lead extends along a second direction, and the second direction is intersected with the first direction.
In this embodiment of the present invention, the first direction may be a row direction, and the second direction may be a column direction. Here, the row direction refers to the same direction as the pixel row direction of the display panel, and the column direction refers to the same direction as the pixel column direction of the display panel. The first and second directions may be vertically arranged.
In an embodiment of the present invention, the switch may be a Thin Film Transistor (TFT), the control terminal is a gate, the input terminal is a source, and the output terminal is a drain.
In some embodiments of the present invention, optionally, the display panel includes sub-pixels of 3 colors, for example, a Red sub-pixel Red, a Green sub-pixel Green, and a Blue sub-pixel Blue, and data lines corresponding to the Red sub-pixel Red, the Green sub-pixel Green, and the Blue sub-pixel Blue are sequentially arranged at intervals in a crossing manner, that is, may be sequentially arranged in a manner of Red, Green, Blue, Red, Green, and Blue … ….
Optionally, N is equal to 3 × N, and N is a positive integer greater than or equal to 2. For example, N is 6, 12, 15 … …, etc.
The following examples are given.
Example one
Referring to fig. 2, an embodiment of the present invention provides a source driving circuit, which is applied to a display panel, the display panel includes sub-pixels (Red sub-pixel Red, Green sub-pixel Green, and Blue sub-pixel Blue) of 3 colors and a plurality of data lines for inputting data signals to the sub-pixels, the data lines are sequentially arranged in a row direction, and the source driving circuit includes:
6 control lines 10(MUX [1] to MUX [6]) and a plurality of multiplexer units 20;
wherein, the 6 control lines 10 are sequentially arranged in the column direction;
the multiplexer units 20 are sequentially arranged in a row direction, each multiplexer unit 20 comprises 6 switches 21, the 6 switches 21 are sequentially arranged in the row direction, control ends of the 6 switches 21 are connected with the 6 control lines 10 in a one-to-one correspondence manner, input ends of the 6 switches 21 are connected with the same Data signal line Data (namely Data [ n ] or Data [ n +1] in the figure), and output ends of the 6 switches 21 are connected with 6 Data lines Source in a one-to-one correspondence manner; for example, the output terminals of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n ] are respectively connected to the 6 Data lines Source [6n ] -Source [6n +5] in a one-to-one correspondence, and the output terminals of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n +1] are respectively connected to the 6 Data lines Source [6n +6] -Source [6n +511] in a one-to-one correspondence.
The 6 switches 21 are driven through the 6 control lines 10, so that the Data signal lines Data can be controlled to input Data signals to the 6 Data lines Source in a time-sharing manner;
of the 6 control lines 10, two control lines for driving the same color sub-pixels are adjacent.
For example, two control lines 10(MUX [1] and MUX [4]) for input control of the data signal of the Red subpixel Red are adjacent.
Two control lines 10(MUX [2] and MUX [5]) for input control of the data signal of the Green sub-pixel Green are adjacent.
Two control lines 10(MUX 3 and MUX 6) for input control of the data signal of the Blue sub-pixel Blue are adjacent.
In the embodiment of the invention, two control lines for driving the sub-pixels with the same color are adjacently arranged, so that the difference of the interference degrees of the adjacent pixels (one pixel comprises a Red sub-pixel Red, a Green sub-pixel Green and a Blue sub-pixel Blue) is reduced, the quality of a display picture is improved, and poor display is reduced.
In the embodiment of the present application, optionally, the control ends of the N switches are respectively connected to the N control lines in a one-to-one correspondence manner through N control lead wires;
the control wire extends along the first direction, the N switches are sequentially arranged along the first direction, the control lead extends along a second direction, and the second direction is intersected with the first direction.
In this embodiment of the application, optionally, the difference between the overlapping number of at least two control leads controlling the same color sub-pixel in the N control leads and the control line controlling the different color sub-pixel is less than M.
In this embodiment of the application, optionally, in at least two control leads controlling the sub-pixels of the same color in the N control leads, the difference between the overlapping number of the adjacent two control leads and the control line controlling the sub-pixels of different colors is 1.
Referring to fig. 2, in the embodiment shown in fig. 2, two control lines 10(MUX [1] and MUX [4]) for controlling the input of the data signal of the Red subpixel Red are adjacently arranged in the column direction, and the difference between the overlapping times of the control leads and the other control lines is 1 and less than 3 (i.e., M); two control lines (MUX 2 and MUX 5) for input control of data signals of Green sub-pixels Green are adjacently arranged in the column direction, and the difference of the overlapping times of the control leads corresponding to the two control lines and other control lines is 1 and less than 3; two control lines 10(MUX 3 and MUX 6) for input control of a data signal of Blue subpixel are adjacently provided in the column direction, and the difference between the number of times of overlapping of the control lead corresponding to each of them and the other control lines is 1 and less than 3.
That is, in the above-described embodiment, the positions of the two control lines for driving the sub-pixels of the same color are adjusted so that the difference between the numbers of times of overlapping of the control leads corresponding to the two and the other control lines is less than 3, for example, the order of the control lines MUX with position numbers 1-6 is adjusted from MUX [1] (Red), MUX [2] (Green), MUX [3] (Blue), MUX [4] (Red), MUX [5] (Green), MUX [6] (Blue) in the prior art scheme to MUX [1] (Red), MUX [4] (Red), MUX [2] (Green), MUX [5] (Green), MUX [3] (Blue), and MUX [6] (Blue) in FIG. 2, compared with the prior art scheme, the switch corresponding to each control line is not changed, that is, the color of the sub-pixels driven by the respective control lines is not changed, and only the positions of the control lines are adjusted to place the control lines driving the sub-pixels of the same color together.
In the above embodiment, among the plurality of control lines for driving the sub-pixels of the same color, the difference between the number of times of overlapping of the control lead corresponding to two adjacent control lines and the other control line is 1.
Of course, in some other embodiments of the present invention, only at least two control lines for driving sub-pixels of a partial color (e.g. blue) may be adjacently disposed in the second direction, for example, the ordering order of the control lines MUX in fig. 2 is changed to: MUX [1] (Red), MUX [2] (Green), MUX [4] (Red), MUX [5] (Green), MUX [3] (Blue), MUX [6] (Blue), in which case the difference between the number of times of overlap of the control leads corresponding to MUX [1] (Red) and MUX [4] (Red), MUX [2] (Green) and MUX [5] (Green) and the other control lines is 2, also less than 3, which is superior to the existing solutions.
In some embodiments of the present invention, optionally, the plurality of multiplexer units comprise: adjacent first and second multiplexer units;
the first multiplexer unit is connected to the first control line by a first control lead and to the second control line by a second control lead;
the second multiplexer unit is connected to the first control line through a third control lead and connected to the second control line through a fourth control lead;
the first control lead, the second control lead, the third control lead and the fourth control lead are sequentially arranged at intervals.
In other words, in two adjacent control lines, the control leads corresponding to the control lines for driving the sub-pixels of the same color are arranged in a symmetrical manner, and this way can further reduce the difference of the interference degree of the adjacent pixels.
The following examples are given.
Example two
Referring to fig. 3, an embodiment of the present invention provides a source driving circuit, which is applied to a display panel, the display panel includes sub-pixels (Red sub-pixel Red, Green sub-pixel Green, and Blue sub-pixel Blue) of 3 colors and a plurality of data lines for inputting data signals to the sub-pixels, the data lines are sequentially arranged in a row direction, and the source driving circuit includes:
6 control lines (MUX [1] and MUX [4])10 and a plurality of multiplexer units 20;
wherein, the 6 control lines 10 are sequentially arranged in the column direction;
the multiplexer units 20 are sequentially arranged in a row direction, each multiplexer unit 20 comprises 6 switches 21, the 6 switches 21 are sequentially arranged in a row direction, control ends of the 6 switches 21 are connected with the 6 control lines 10 in a one-to-one correspondence manner, input ends of the 6 switches 21 are connected with the same Data signal line Data (namely Data [ n ] or Data [ n +1] or Data [ n +2] or Data [ n +3] in the figure), and output ends of the 6 switches 21 are connected with 6 Data lines Source in a one-to-one correspondence manner; for example, the output terminals of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n ] are respectively connected to the 6 Data lines Source [6n ] -Source [6n +5] in a one-to-one correspondence, and the output terminals of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n +1] are respectively connected to the 6 Data lines Source [6n +6] -Source [6n +511] in a one-to-one correspondence.
The 6 switches 21 are driven through the 6 control lines 10, so that the Data signal lines Data can be controlled to input Data signals to the 6 Data lines Source in a time-sharing manner;
of the 6 control lines 10, two control lines 10(MUX [1] and MUX [4]) for controlling the input of the data signal of the Red subpixel Red are adjacent, and the difference between the number of times of overlapping of the corresponding control lead and the other control lines 10 is 1 and less than 3. Two control lines 10(MUX 2 and MUX 5) for input control of data signals of the Green sub-pixel Green are adjacent, and the difference between the number of times of overlapping of the corresponding control lead and the other control lines 10 is 1 and less than 3. Two control lines 10(MUX 3 and MUX 6) for input control of the data signal of the Blue sub-pixel are adjacent, and the difference between the number of times of overlapping of the corresponding control lead and the other control lines 10 is 1 and less than 3.
In two adjacent multiplexer units 20, the control leads corresponding to the 4 control lines 10 for driving the same color sub-pixels are arranged in a symmetrical manner. That is, among the four sequentially arranged control leads for driving the sub-pixels of the same color, the first control lead is connected to the first control line 10, the second control lead is connected to the second control line 10, the third control lead is connected to the second control line 10, and the fourth control lead is connected to the second control line 10.
For example, referring to fig. 3, in the two multiplexer units 20 close to the control lines 10, 4 control leads corresponding to 2 control lines 10 for input control of the data signal of the Red subpixel Red are symmetrically arranged, 4 control leads corresponding to 2 control lines 10 for input control of the data signal of the Green subpixel Green are symmetrically arranged, and 4 control leads corresponding to 2 control lines 10 for input control of the data signal of the blue subpixel Green are symmetrically arranged, so that the spatial frequency of the interference of the Mux signal on the lateral space of the display image is further reduced in the column direction.
In some embodiments of the present invention, N may be 12, that is, the source driving circuit includes: 12 control lines; the 12 control lines are sequentially arranged in a second direction; each multiplexer unit comprises 12 switches, the 12 switches are sequentially arranged in a first direction, the control ends of the 12 switches are connected with the 12 control lines in a one-to-one correspondence mode, the input ends of the 12 switches are connected with the same data signal line, and the output ends of the 12 switches are connected with the 12 data lines in a one-to-one correspondence mode.
If the scheme in the prior art is adopted, when N is equal to 12, the difference of the overlapping times of the control lead corresponding to the control line for driving the sub-pixel with the same color and other control lines in the same multiplexer unit is 3; in the connection position between the adjacent multiplexer units, the difference of the overlapping times of the control lead corresponding to the control line for driving the sub-pixel with the same color and other control lines is 11, and the difference is large.
In the embodiment of the invention, a plurality of control lines for driving the same color can be placed together, so that the difference of the overlapping times of the control leads corresponding to the control lines for driving the same color sub-pixels in the same multiplexer unit and between the adjacent multiplexer units and other control lines is reduced.
In the following, with reference to table 1, the following describes the arrangement of the position numbers of the control leads corresponding to the 4 control lines for driving the sub-pixels of the same color when N is equal to 12, and table 1 only considers all possible combinations (24 combinations in total) of the position numbers of the control leads corresponding to the control lines for driving a certain color:
TABLE 1
Figure BDA0003380084470000111
It can be seen that the arrangement with the arrangement numbers of 2, 4, 7, 12, 13, 18, 21 and 23 can make the number of times of overlapping between the control lead corresponding to the control line for driving the sub-pixel of the same color in the adjacent column of pixels and other control lines to be minimum 2 times.
That is, N is 12, each color sub-pixel corresponds to four adjacent control lines, and each multiplexer unit is connected to the four control lines through four control lead wires respectively;
the four control lines comprise a first control line, a second control line, a third control line and a fourth control line which are arranged in sequence;
the four control lead wires comprise a first control lead wire, a second control lead wire, a third control lead wire and a fourth control lead wire which are arranged in sequence;
the four control lines and the four control leads are connected in a mode including one of the following modes:
the first control line is connected with the first control lead, the second control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the third control line is connected with the fourth control lead; namely 1, 2, 4, 3;
the first control line is connected with the first control lead, the third control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the second control line is connected with the fourth control lead; namely 1, 3, 4, 2;
the second control line is connected with the first control lead, the first control line is connected with the second control lead, the third control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead; namely 2, 1, 3, 4;
the second control line is connected with the first control lead, the fourth control line is connected with the second control lead, the third control line is connected with the third control lead, and the first control line is connected with the fourth control lead; namely 2, 4, 3, 1;
the third control line is connected with the first control lead, the first control line is connected with the second control lead, the second control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead; namely 3, 1, 2, 4;
the third control line is connected with the first control lead, the fourth control line is connected with the second control lead, the second control line is connected with the third control lead, and the first control line is connected with the fourth control lead; namely 3, 4, 2, 1;
the fourth control line is connected with the first control lead, the second control line is connected with the second control lead, the first control line is connected with the third control lead, and the third control line is connected with the fourth control lead; namely 4, 2, 1, 3;
the fourth control line is connected with the first control lead, the third control line is connected with the second control lead, the first control line is connected with the third control lead, and the second control line is connected with the fourth control lead, namely 4, 3, 1 and 2.
The position serial numbers of the control leads represent that 4 control lines for driving the first color are respectively connected with adjacent control leads;
the first color is any one of the colors of the pixels.
Taking the array 2 in table 1 as an example, the specific routing manner obtained is shown in fig. 4.
EXAMPLE III
Referring to fig. 4, an embodiment of the present invention provides a source driving circuit, which is applied to a display panel, the display panel includes sub-pixels (a Red sub-pixel Red, a Green sub-pixel Green, and a Blue sub-pixel Blue) of 3 colors and a plurality of data lines for inputting data signals to the sub-pixels, the plurality of data lines are sequentially arranged in a row direction, and the source driving circuit includes:
12 control lines (MUX)10 and a plurality of multiplexer units 20;
wherein, the 12 control lines 10 are sequentially arranged in the column direction;
the multiplexer units 20 are sequentially arranged in a row direction, each multiplexer unit 20 comprises 12 switches 21, the 12 switches 21 are sequentially arranged in a row direction, control ends of the 12 switches 21 are connected with the 12 control lines 10 in a one-to-one correspondence manner, input ends of the 12 switches 21 are connected with the same Data signal line Data, and output ends of the 12 switches 21 are connected with the 12 Data lines Source in a one-to-one correspondence manner; for example, the output terminals of 12 switches 21 of the multiplexer unit 20 corresponding to Data [ n ] are respectively connected to 12 Data lines Source [6n ] -Source [6n +11] in a one-to-one correspondence manner, and the output terminals of 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n +1] are respectively connected to 6 Data lines Source [6n +12] -Source [6n +23] in a one-to-one correspondence manner.
The 12 switches 21 are driven through the 12 control lines 10, so that the Data signal lines Data can be controlled to input Data signals to the 12 Data line sources in a time-sharing manner;
of the 12 control lines 10, 4 control lines 10 for input control of data signals of subpixels of the same color are adjacent.
The control system comprises 4 control lines 10, a first control line, a second control line, a third control line and a fourth control line, wherein the 4 control lines 10 are used for input control of data signals of sub-pixels of the same color, the first control line is connected with a first control lead, the second control line is connected with a second control lead, the third control line is connected with the fourth control lead, and the fourth control line is connected with the third control lead; namely 1, 2, 3, 4.
An embodiment of the present invention further provides a display device, including the source driver circuit in any of the above embodiments.
Optionally, the display device is an AMOLED display device.
Referring to fig. 5, fig. 5 is a schematic structural diagram of a display device according to an embodiment of the present invention, the display device including: the display panel 100 includes 3 color sub-pixels (red sub-pixel (R), green sub-pixel (G), and blue sub-pixel (B)) and a plurality of data lines 101 for inputting data signals to the sub-pixels.
The structure of the source driving circuit 200 is described in the above embodiments and will not be described in detail.
While the present invention has been described with reference to the embodiments shown in the drawings, the present invention is not limited to the embodiments, which are illustrative and not restrictive, and it will be apparent to those skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the invention as defined in the appended claims.

Claims (10)

1. A source driving circuit is applied to a display panel, the display panel comprises sub-pixels with M colors and a plurality of data lines used for inputting data signals to the sub-pixels, M is a positive integer larger than 1, the data lines are sequentially arranged according to a first direction, and the source driving circuit comprises:
n control lines and a plurality of multiplexer units, N being a positive integer greater than 1;
the multiplexer unit comprises N switches, control ends of the N switches are connected with the N control lines in a one-to-one correspondence mode, input ends of the N switches are connected with the same data signal input line, and output ends of the N switches are connected with the N data lines in a one-to-one correspondence mode;
the N switches are driven by the N control lines, so that the data signal input lines can be controlled to input data signals to the N data lines in a time-sharing mode;
the N data lines comprise a first data line and a second data line, the first data line is electrically connected with a first sub-pixel, the second data line is electrically connected with a second sub-pixel, and the first sub-pixel and the second sub-pixel are in the same color;
the N control lines comprise a first control line and a second control line, the first control line and the second control line are used for respectively driving switches electrically connected with the first data line and the second data line, the first control line and the second control line are adjacent, or X control lines are arranged between the first control line and the second control line at intervals, and X is smaller than or equal to M-2.
2. The source driver circuit according to claim 1,
the control ends of the N switches are respectively connected with the N control lines in a one-to-one correspondence mode through N control lead wires;
the control wire extends along the first direction, the N switches are sequentially arranged along the first direction, the control lead extends along a second direction, and the second direction is intersected with the first direction.
3. The source electrode driving circuit according to claim 2, wherein at least two control leads of the N control leads controlling the sub-pixels with the same color have a difference of less than M in the number of overlapping with the control leads controlling the sub-pixels with different colors.
4. The source driver circuit according to claim 3,
in at least two control leads for controlling the sub-pixels with the same color in the N control leads, the difference of the overlapping quantity of the two adjacent control leads and the control line for controlling the sub-pixels with different colors is 1.
5. The source driver circuit according to claim 2,
the plurality of multiplexer units includes: adjacent first and second multiplexer units;
the first multiplexer unit is connected to the first control line by a first control lead and to the second control line by a second control lead;
the second multiplexer unit is connected to the first control line through a third control lead and connected to the second control line through a fourth control lead;
the first control lead, the second control lead, the third control lead and the fourth control lead are sequentially arranged at intervals.
6. The source driver circuit of claim 2, wherein the display panel comprises 3 color sub-pixels, N is equal to 3 × N, and N is a positive integer greater than or equal to 2.
7. The source driving circuit of claim 6, wherein the display panel comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel, and data lines corresponding to the red sub-pixel, the green sub-pixel and the blue sub-pixel are sequentially arranged at intervals in a crossing manner.
8. The source driver circuit according to claim 6,
n is 12, each color sub-pixel corresponds to four adjacent control lines, and each multiplexer unit is respectively connected with the four control lines through four control lead wires;
the four control lines comprise a first control line, a second control line, a third control line and a fourth control line which are arranged in sequence;
the four control lead wires comprise a first control lead wire, a second control lead wire, a third control lead wire and a fourth control lead wire which are arranged in sequence;
the four control lines and the four control leads are connected in a mode including one of the following modes:
the first control line is connected with the first control lead, the second control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the third control line is connected with the fourth control lead;
the first control line is connected with the first control lead, the third control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the second control line is connected with the fourth control lead;
the second control line is connected with the first control lead, the first control line is connected with the second control lead, the third control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead;
the second control line is connected with the first control lead, the fourth control line is connected with the second control lead, the third control line is connected with the third control lead, and the first control line is connected with the fourth control lead;
the third control line is connected with the first control lead, the first control line is connected with the second control lead, the second control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead;
the third control line is connected with the first control lead, the fourth control line is connected with the second control lead, the second control line is connected with the third control lead, and the first control line is connected with the fourth control lead;
the fourth control line is connected with the first control lead, the second control line is connected with the second control lead, the first control line is connected with the third control lead, and the third control line is connected with the fourth control lead;
the fourth control line is connected with the first control lead, the third control line is connected with the second control lead, the first control line is connected with the third control lead, and the second control line is connected with the fourth control lead.
9. A display device comprising the source driver circuit according to any one of claims 1 to 8.
10. The display device of claim 9, wherein the display device is an AMOLED display device.
CN202111430692.XA 2021-11-29 2021-11-29 Source electrode driving circuit and display device Active CN114120925B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111430692.XA CN114120925B (en) 2021-11-29 2021-11-29 Source electrode driving circuit and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111430692.XA CN114120925B (en) 2021-11-29 2021-11-29 Source electrode driving circuit and display device

Publications (2)

Publication Number Publication Date
CN114120925A true CN114120925A (en) 2022-03-01
CN114120925B CN114120925B (en) 2023-04-21

Family

ID=80371075

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111430692.XA Active CN114120925B (en) 2021-11-29 2021-11-29 Source electrode driving circuit and display device

Country Status (1)

Country Link
CN (1) CN114120925B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024088027A1 (en) * 2022-10-27 2024-05-02 京东方科技集团股份有限公司 Display substrate and driving method therefor, and display apparatus

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104751766A (en) * 2015-04-08 2015-07-01 京东方科技集团股份有限公司 Display panel, driving method thereof and display device
US20170372662A1 (en) * 2014-12-29 2017-12-28 Kunshan Go-Visionox Opto-Electronics Co., Ltd. Data drive circuit and drive method therefor, and organic light emitting display
CN107924660A (en) * 2015-08-07 2018-04-17 伊格尼斯创新公司 The system and method that pixel alignment is carried out based on improved reference value
CN107942556A (en) * 2018-01-05 2018-04-20 鄂尔多斯市源盛光电有限责任公司 Array base palte, liquid crystal display panel and its driving method
CN109637414A (en) * 2018-12-28 2019-04-16 厦门天马微电子有限公司 A kind of display panel, drive circuit and its driving method, display device
CN111613183A (en) * 2020-05-28 2020-09-01 昆山国显光电有限公司 Display panel, driving method of display panel and display device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170372662A1 (en) * 2014-12-29 2017-12-28 Kunshan Go-Visionox Opto-Electronics Co., Ltd. Data drive circuit and drive method therefor, and organic light emitting display
CN104751766A (en) * 2015-04-08 2015-07-01 京东方科技集团股份有限公司 Display panel, driving method thereof and display device
CN107924660A (en) * 2015-08-07 2018-04-17 伊格尼斯创新公司 The system and method that pixel alignment is carried out based on improved reference value
CN107942556A (en) * 2018-01-05 2018-04-20 鄂尔多斯市源盛光电有限责任公司 Array base palte, liquid crystal display panel and its driving method
CN109637414A (en) * 2018-12-28 2019-04-16 厦门天马微电子有限公司 A kind of display panel, drive circuit and its driving method, display device
CN111613183A (en) * 2020-05-28 2020-09-01 昆山国显光电有限公司 Display panel, driving method of display panel and display device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024088027A1 (en) * 2022-10-27 2024-05-02 京东方科技集团股份有限公司 Display substrate and driving method therefor, and display apparatus

Also Published As

Publication number Publication date
CN114120925B (en) 2023-04-21

Similar Documents

Publication Publication Date Title
US11244609B2 (en) Display device and OLED display panel thereof
US10134316B2 (en) Array substrate, testing method, display panel and display apparatus
US10629109B2 (en) Array substrate, display panel and method of driving display panel
CN109671405B (en) Array substrate, display panel and driving method thereof
CN108806503B (en) Display panel and display device
CN111292665B (en) Pixel circuit, control method thereof and display device
US20050275610A1 (en) Liquid crystal display device and driving method for the same
US10996529B2 (en) Array substrate, liquid crystal display panel and driving method thereof that prevent liquid crystal molecules from undergoing a polarization phenomenon and have low power consumption
CN109031828B (en) Array substrate, driving method thereof, display panel and display device
US10971091B2 (en) Array substrate, display panel and driving method thereof, and display device
CN105158997A (en) Thin film transistor array substrate
CN112509509B (en) Display panel, driving method thereof and display device
CN110956927B (en) Display device, stretchable display panel and driving method thereof
CN110333632B (en) Array substrate, display panel and display device
CN108873550B (en) Array substrate and electronic paper display device
US20240105112A1 (en) Display substrate and display apparatus
CN106710502A (en) Display panel and multiplexing drive circuit for driving display panel
US11893952B2 (en) Simplifying substrate for display panel with waveguide display region and driving of two display regions by one driving system
CN211980162U (en) Comprehensive screen display structure
US20180341160A1 (en) Display device and display panel with novel pixel and data line configurations
CN111028759A (en) Display panel and display device
CN114120925B (en) Source electrode driving circuit and display device
CN212723611U (en) Display panel
CN110164357B (en) Display device and driving method thereof
CN115762389A (en) Display panel and electronic terminal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant