CN108806503B - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN108806503B CN108806503B CN201810717310.3A CN201810717310A CN108806503B CN 108806503 B CN108806503 B CN 108806503B CN 201810717310 A CN201810717310 A CN 201810717310A CN 108806503 B CN108806503 B CN 108806503B
- Authority
- CN
- China
- Prior art keywords
- sub
- data
- pixel
- pixels
- display panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The invention discloses a display panel and a display device, which belong to the technical field of display and comprise: the display device comprises a first non-display area, a plurality of data lines and a plurality of pixel units, wherein the data lines passing through the first non-display area comprise first sub data lines, second sub data lines and first data routing lines; in two adjacent pixel units, two first data wires for providing data signals for the sub-pixels with the same color are adjacently arranged in the orthographic projection of the array substrate, and the two first data wires for providing data signals for the sub-pixels with the same color are loaded with data signals with opposite polarities. The two first data wiring positions for providing the data signals for the sub-pixels with the same color are adjacently arranged and are loaded with signals with opposite polarities, so that the influence of the signal jumping of the data lines on the electric signals of the adjacent data lines can be avoided or reduced, the crosstalk between the data lines is reduced, the display performance of the display panel is improved, and the display quality of the display panel is improved.
Description
Technical Field
The present invention relates to the field of display technologies, and in particular, to a display panel and a display device.
Background
In a display panel provided by the prior art, a hole opening technology is used, and a better ornamental effect can be achieved by adopting the technology. However, in the using process, the data routing distance of the area around the circular hole is small, so that crosstalk exists between adjacent data lines, and the display effect is affected.
Therefore, how to improve the display performance of the display panel is one of the technical problems that needs to be solved urgently in the technical field.
Disclosure of Invention
In view of the above, the present invention provides a display panel, including: the array substrate comprises a hollow part, a first non-display area and a display area; the first non-display area is arranged around the hollow part, and the display area is arranged around the first non-display area; the display panel comprises a plurality of data lines and a plurality of pixel units, wherein the data lines and the pixel units are formed on an array substrate, the pixel units are arranged in an array structure, the data lines extend along the column direction of the array structure in a display area, the pixel units comprise M sub-pixels, M is a positive integer greater than or equal to 3, and one column of sub-pixels is correspondingly and electrically connected with one data line; the data line passing through the first non-display area comprises a first sub data line, a second sub data line and a first data routing line, the first sub data line and the second sub data line are located in the display area, the first data routing line is located in the first non-display area, and the first sub data line and the second sub data line of the same data line are connected through the corresponding first data routing line; in two adjacent pixel units, two first data wires for providing data signals for the sub-pixels with the same color are adjacently arranged in the orthographic projection of the array substrate, and the two first data wires for providing data signals for the sub-pixels with the same color are loaded with data signals with opposite polarities.
The invention also provides a display device comprising the display panel provided by the invention.
Compared with the prior art, the display panel and the display device provided by the invention at least realize the following beneficial effects:
in the display panel provided by the embodiment of the invention, the two first data wires for providing data signals for the sub-pixels with the same color are adjacently arranged, and the two first data wires are loaded with signals with opposite polarities, so that the influence of the signal jump of the data wire on the electric signals of the adjacent data wires can be avoided or reduced, the crosstalk between the data wires is reduced, the display performance of the display panel is improved, and the display quality of the display panel is improved. Of course, it is not necessary for any product in which the present invention is practiced to achieve all of the above-described technical effects simultaneously.
Other features of the present invention and advantages thereof will become apparent from the following detailed description of exemplary embodiments thereof, which proceeds with reference to the accompanying drawings.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description, serve to explain the principles of the invention.
Fig. 1 is a schematic layout diagram of a pixel of a display panel provided in the prior art;
fig. 2 is a schematic plan view of a display panel according to an embodiment of the present invention;
FIG. 3 is an enlarged schematic view of the display panel provided in FIG. 2 in a region P;
FIG. 4 is another enlarged schematic view of the display panel provided in FIG. 2 in a region P;
FIG. 5 is a further enlarged schematic view of the display panel provided in FIG. 2 in a region P;
FIG. 6 is a further enlarged schematic view of the display panel provided in FIG. 2 in a region P;
FIG. 7 is a further enlarged schematic view of the display panel provided in FIG. 2 in a region P;
FIG. 8 is a schematic diagram of a circuit structure of the display panel provided in FIG. 2;
FIG. 9 is a timing diagram of the circuit configuration shown in FIG. 8;
FIG. 10 is a schematic diagram of another circuit structure of the display panel provided in FIG. 2;
FIG. 11 is a schematic layout diagram of a pixel unit of the display panel of FIG. 2;
fig. 12 is a schematic plan view of a display device according to an embodiment of the present invention.
Detailed Description
Various exemplary embodiments of the present invention will now be described in detail with reference to the accompanying drawings. It should be noted that: the relative arrangement of the components and steps, the numerical expressions and numerical values set forth in these embodiments do not limit the scope of the present invention unless specifically stated otherwise.
The following description of at least one exemplary embodiment is merely illustrative in nature and is in no way intended to limit the invention, its application, or uses.
Techniques, methods, and apparatus known to those of ordinary skill in the relevant art may not be discussed in detail but are intended to be part of the specification where appropriate.
In all examples shown and discussed herein, any particular value should be construed as merely illustrative, and not limiting. Thus, other examples of the exemplary embodiments may have different values.
It should be noted that: like reference numbers and letters refer to like items in the following figures, and thus, once an item is defined in one figure, further discussion thereof is not required in subsequent figures.
Referring to fig. 1, fig. 1 is a schematic diagram of a pixel arrangement of a display panel provided in the prior art. The researchers found that in a display panel provided by the prior art, including a red sub-pixel 01, a green sub-pixel 02 and a blue sub-pixel 03, data lines 011, 012 and 013 are respectively electrically connected to the three sub-pixels, and switches 001, 002 and 003 are also respectively electrically connected to the three sub-pixels. In the display panel, if the signal of the data line jumps, the adjacent data line is affected. For example, assuming that the first row of sub-pixels is already displayed, the second row of pixels is now displayed, and for the green sub-pixel 02, the potential 0 is changed to be less than 0 and negative potential, that is, the signal generates a jump, so that the signal of the red sub-pixel 01 is pulled down, and the signal of the pixel electrode is affected, so that the brightness of the red sub-pixel 01 is changed; after the second row is displayed, when the third row of pixels is displayed, the potential 0 of the blue subpixel 03 is changed to a positive potential greater than 0, that is, the signal is also jumped, so that the signal of the green subpixel 02 is pulled high, the signal of the pixel electrode is affected, the brightness of the green subpixel is changed, and the display effect of the display panel is finally affected.
In view of the above, please refer to fig. 2, fig. 2 is a schematic plane structure diagram of a display panel according to an embodiment of the present invention, and fig. 3 is an enlarged schematic diagram of the display panel in the region P in fig. 2. An embodiment of the present invention provides a display panel, including: the display panel comprises an array substrate 100, wherein the array substrate 100 comprises a hollow part 1, a first non-display area B and a display area A; the first non-display area B is arranged around the hollow part 1, and the display area A is arranged around the first non-display area B; a plurality of data lines 2 and a plurality of pixel units 3 formed on the array substrate 100, wherein the plurality of pixel units 3 are arranged in an array structure, in the display area a, the data lines 2 extend along a column direction of the array structure, the pixel units 3 include M sub-pixels, wherein M is a positive integer greater than or equal to 3, and a column of sub-pixels is correspondingly electrically connected with one data line 2; the data line 2 passing through the first non-display area B comprises a first sub data line 21, a second sub data line 22 and a first data routing 20, the first sub data line 21 and the second sub data line 22 are located in the display area a, the first data routing 20 is located in the first non-display area B, and the first sub data line 21 and the second sub data line 22 of the same data line 2 are connected through the corresponding first data routing 20; in two adjacent pixel units 3, two first data traces 20 for providing data signals to the sub-pixels of the same color are adjacently disposed in the orthogonal projection of the array substrate 100, and the two first data traces 20 for providing data signals to the sub-pixels of the same color are loaded with data signals with opposite polarities.
Specifically, referring to fig. 2 to 3, the display panel includes three sub-pixels 31, 32, and 33 with different colors, each column of sub-pixels is electrically connected to one data line 2 correspondingly, the data line 2 passing through the first non-display area B includes a first sub-data line 21, a second sub-data line 22, and a first data trace 20, and the first sub-data line 21, the first data trace 20, and the second sub-data line 22 are electrically connected. In two adjacent pixel units 3, two first data traces 20 providing data signals to the sub-pixels with the same color are adjacent to each other at the position of the orthographic projection of the array substrate 100, and the polarities of the data signals loaded to the two first data traces 20 with the same color are opposite. For example, in fig. 3, a negative potential is applied to the first data trace corresponding to the sub-pixel 32 in the first pixel unit 3, a positive potential is applied to the first data trace corresponding to the second sub-pixel 32 in the second pixel unit 3, and the positions of the orthographic projections of the first data traces 20 of the two data lines on the array substrate 100 are adjacently arranged. In fig. 3, the sign "+" or "-" following each sub-pixel indicates the polarity of the loaded data signal. It should be noted that fig. 3 only illustrates an alternative way of recording the polarity of the data signals for the sub-pixels, and other ways may be used as long as it is ensured that the polarities of the data signals loaded by the sub-pixels of the same color are opposite. It should be noted that, similar "+" or "-" appearing in the drawings of the specification indicates the polarity of the data signal, and the description thereof is omitted.
In the display panel provided by the embodiment of the invention, the two first data wires for providing data signals for the sub-pixels with the same color are adjacently arranged, and the two first data wires are loaded with signals with opposite polarities, so that the influence of the signal jump of the data wire on the electric signals of the adjacent data wires can be avoided or reduced, the crosstalk between the data wires is reduced, the display performance of the display panel is improved, and the display quality of the display panel is improved.
Optionally, with reference to fig. 3, a part of the first data trace 20 includes a first lead 201 and a second lead 202, the first lead 201 and the second lead 202 are located on different conductive film layers and are arranged in an insulating manner, and a part of the first lead 201 is electrically connected to the corresponding second lead 202 through a via K.
Because partial orthographic projections of the first data wires on the array substrate 100 are overlapped, if the first data wires are arranged on the same film layer, short circuit of the data wires may be caused. Optionally, the first lead 201 may be located on the gate metal layer, and the second lead 202 may be located on the source drain metal layer, and it is understood that only one optional film position of the first lead and the second lead is illustrated here by way of example, and the present invention is not limited in this regard.
Optionally, referring to fig. 3, in the first non-display area B, the two first data traces providing the data signals to the sub-pixels of the same color are not overlapped on the orthographic projection of the array panel.
As shown in fig. 3, the first data traces of the two sub-pixels 32 with the same color in fig. 3 are adjacent, and the orthographic projections of the two adjacent first data traces on the array substrate 100 do not overlap.
Optionally, please refer to fig. 3-4, fig. 4 is another enlarged schematic view of the display panel provided in fig. 2 in the region P. As shown in fig. 3-4, the number M of the sub-pixels is 3, a row of sub-pixels is sequentially and repeatedly arranged according to the order of the red sub-pixel 31, the green sub-pixel 32, and the blue sub-pixel 33, and in the row direction of the array structure, 6 data lines corresponding to 6 adjacent rows of sub-pixels are a data line repeating unit 4; in each data line repeating unit 4, as shown in fig. 4, two first data lines 20 corresponding to two rows of blue sub-pixels 33 are disposed adjacent to the front projection of the array substrate 100, or as shown in fig. 3, two first data lines 20 corresponding to two rows of green sub-pixels 32 are disposed adjacent to the front projection of the array substrate.
Optionally, referring to fig. 3 to fig. 4, in the first non-display area B, the 6 first data traces 20 of each data line repeating unit 4 are sequentially arranged in the orthographic projection of the array substrate 100, and the corresponding sub-pixels are sequentially a blue sub-pixel, a red sub-pixel, a green sub-pixel, a red sub-pixel and a blue sub-pixel; or the corresponding sub-pixels are sequentially a green sub-pixel, a red sub-pixel, a blue sub-pixel, a red sub-pixel and a green sub-pixel.
In the display panel provided by the embodiment of the invention, the two first data wiring positions for providing the data signals for the blue sub-pixels with the same color are adjacently arranged, or the two first data wiring positions for providing the data signals for the green sub-pixels with the same color are adjacently arranged, so that the influence of the signal jump of the data lines on the electric signals of the adjacent data lines can be avoided or reduced, the crosstalk between the data lines is reduced, the display performance of the display panel is improved, and the display quality of the display panel is improved.
Optionally, please refer to fig. 5, fig. 5 is another enlarged schematic view of the display panel provided in fig. 2 in the region P. The display panel provided by the embodiment of the invention comprises the white color sub-pixel 34, and in the column direction of the array structure, the white color sub-pixel 34 and the blue color sub-pixel 33 are positioned in the same column.
It is understood that, in the embodiment of the present invention, only one arrangement of the pixels is illustrated in fig. 5 as an example, and other structures (for example, arrangement of the data lines) are the same as those in the embodiment described above, and are not repeated herein.
Optionally, please refer to fig. 6-7, in which fig. 6 is a further enlarged schematic view of the display panel provided in fig. 2 in the region P, and fig. 7 is a further enlarged schematic view of the display panel provided in fig. 2 in the region P. As shown in fig. 6-7, the number M of subpixels is 4, and the subpixels in a row are repeatedly arranged in the order of red subpixel 31, green subpixel 32, blue subpixel 33, and white subpixel 34; in the row direction of the array structure, 8 data lines corresponding to every adjacent 8 columns of sub-pixels are a data line repeating unit 4; in each data line repeating unit 4, as shown in fig. 6, two first data lines 20 corresponding to two columns of blue sub-pixels 33 arranged in the same column are arranged adjacently to the front projection of the array substrate 100, or as shown in fig. 7, two first data lines 20 corresponding to two columns of green sub-pixels 32 are arranged adjacently to the front projection of the array substrate 100.
Optionally, as shown in fig. 6, in the first non-display area B, the 8 first data traces 20 of each data line repeating unit 4 are sequentially arranged in the orthographic projection of the array substrate 100, and the corresponding sub-pixels are a white sub-pixel 34, a green sub-pixel 32, a blue sub-pixel 33, a red sub-pixel 31, a green sub-pixel 32, a red sub-pixel 31, and a white sub-pixel 34 in sequence.
In the display panel provided by the embodiment of the invention, the two first data wires 20 providing data signals for the blue sub-pixels 33 with the same color are adjacently arranged, and the two first data wires 20 are loaded with signals with opposite polarities, so that the influence of the signal jump of the data wire on the electric signals of the adjacent data wires can be avoided or reduced, thereby reducing the crosstalk between the data wires, improving the display performance of the display panel and improving the display quality of the display panel.
Optionally, as shown in fig. 7, in the first non-display area B, the 8 first data traces 20 of each data line repeating unit 4 are sequentially arranged in the orthographic projection of the array substrate 100, and the corresponding sub-pixels are a white sub-pixel 34, a blue sub-pixel 33, a red sub-pixel 31, a green sub-pixel 32, a red sub-pixel 31, a blue sub-pixel 33, and a white sub-pixel 34 in sequence.
In the display panel provided by the embodiment of the invention, the two first data wires for providing data signals for the green sub-pixels 32 with the same color are adjacently arranged, and the two first data wires 20 are loaded with signals with opposite polarities, so that the influence of the signal jump of the data wire on the electric signals of the adjacent data wires can be avoided or reduced, thereby reducing the crosstalk between the data wires, improving the display performance of the display panel and improving the display quality of the display panel.
Optionally, please refer to fig. 2 and 8, and fig. 8 is a schematic circuit structure diagram of the display panel provided in fig. 2. The display panel further comprises a second non-display area C which is arranged around the display area A; the second non-display area C is provided with a plurality of data selection circuits 5, each data selection circuit 5 includes 1 st to nth data selection switches 51, an output end of one data selection switch 51 is correspondingly disposed and electrically connected with one data line 2, and N data lines, which are correspondingly and electrically connected with each data selection circuit 5, are used for providing data signals for N columns of different color sub-pixels, wherein N is greater than or equal to 2 and is less than or equal to M.
Optionally, referring to fig. 2 and 8, the second non-display area C is further provided with 1 st to nth clock signal lines, the ith clock signal line is electrically connected to the ith data selection switch of each data selection circuit 5, the ith clock signal line is used for controlling the ith data selection switch of each data selection circuit 5 to be turned on or off, so that the data signal received by the data selection circuit 5 is transmitted to the corresponding data line when the ith data selection switch is turned on, where i is 1,2, …, N is greater than or equal to N and is less than or equal to N.
Specifically, as shown in fig. 8, each data selection circuit 5 includes three data selection switches 51, and an output terminal of one data selection switch 51 is electrically connected to one data line 2; the display panel further includes a first clock signal line C1, a second clock signal line C2, and a third clock signal line C3, wherein the first clock signal line C1 is used to control the on/off of the first data selection switch 51, the second clock signal line C2 is used to control the on/off of the second data selection switch 51, and the third clock signal line C3 is used to control the on/off of the third data selection switch 51, and transmits the data signal to the corresponding data line when the data selection switch 51 is turned on.
Alternatively, referring to fig. 8-9, fig. 9 is a timing diagram of the circuit structure shown in fig. 8. As shown in fig. 8 to 9, in two adjacent pixel units, the red sub-pixel 31 receives the data signal before the other sub-pixels corresponding to the respective sub-pixels in each pixel unit. For example, for two adjacent data selection circuits 5, the polarity of the data signal S transmitted by the first data selection circuit 5 is positive, the polarity of the data signal S transmitted by the second data selection circuit 5 is negative, the red sub-pixel in the two pixel units receives the data signal first, the polarity of the data signal received by the first red sub-pixel 31 is positive, and the polarity of the data signal received by the second red sub-pixel 31 is negative; in the first pixel unit, the polarity of the data signal received by the first blue sub-pixel 33 is positive, and the polarity of the data signal received by the first green sub-pixel 32 is negative; in the second pixel unit, the polarity of the data signal received by the second green sub-pixel 32 is positive, and the polarity of the data signal received by the second blue sub-pixel 33 is negative; since the first green sub-pixel 32 is electrically connected to the second data selection circuit 5, and the second green sub-pixel 32 is electrically connected to the first data selection circuit 5, the polarity of the data signal received by the green sub-pixel 32 of the first pixel unit is negative, and the polarity of the data signal received by the green sub-pixel 32 of the second pixel unit is positive. Upon receiving the clock signal, the two data selection circuits sequentially transmit data signals to the red subpixel 31, the green subpixel 32, and the blue subpixel 33, and turn on the respective subpixels.
In the display panel provided by the embodiment of the invention, the data lines which are correspondingly and electrically connected with the two green sub-pixels are loaded with signals with opposite polarities, so that the influence of the signal jumping of the data lines on the electric signals of the adjacent data lines can be avoided or reduced, the crosstalk between the data lines is reduced, the display performance of the display panel is improved, and the display quality of the display panel is improved.
It should be understood that, in the embodiment of the present invention, only the green sub-pixel is taken as an example for description, and signals with opposite polarities may also be loaded to the data lines electrically connected to the two blue sub-pixels, and the working principle of the embodiment of the present invention is similar to that of the embodiment of the present invention, and will not be described herein again.
Alternatively, as shown in fig. 10, fig. 10 is a schematic diagram of another circuit structure of the display panel provided in fig. 2. Each data selection circuit includes four data selection switches 51, and the output end of one data selection switch 51 is electrically connected to one data line 2; the display panel further includes a first clock signal line C11, a second clock signal line C12, a third clock signal line C13, and a fourth clock signal line C14, wherein the first clock signal line C1 is used to control the on/off of the first data selection switch 51, the second clock signal line C2 is used to control the on/off of the second data selection switch 51, the third clock signal line C13 is used to control the on/off of the third data selection switch 51, and the fourth clock signal line C14 is used to control the on/off of the fourth data selection switch 51, so as to transmit the data signal to the corresponding data line when the data selection switch 51 is turned on.
Optionally, referring to fig. 11, fig. 11 is a schematic layout diagram of a pixel unit of the display panel provided in fig. 2. As shown in fig. 11, in the first non-display area B, the first data traces 20 electrically connected to the output end of the ith data selection switch 51 of each data selection circuit are adjacently arranged in the orthographic projection of the array substrate 100.
The embodiment of the invention also provides a display device which comprises the display panel provided by the invention. Specifically, referring to fig. 12, fig. 12 is a schematic plan view of a display device according to an embodiment of the present invention. Fig. 12 provides a display device 1000 including a display panel 1000A according to any of the above embodiments of the present invention. The embodiment of fig. 12 is only an example of a mobile phone, and the display device 1000 is described, it is to be understood that the display device provided in the embodiment of the present invention may be other display devices having a display function, such as a computer, a television, and a vehicle-mounted display device, and the present invention is not limited thereto. The display device provided in the embodiment of the present invention has the beneficial effects of the display panel provided in the embodiment of the present invention, and specific reference may be made to the specific description of the display panel in each of the above embodiments, which is not repeated herein.
As can be seen from the foregoing embodiments, the display panel and the display device provided in the embodiments of the present invention at least achieve the following beneficial effects:
in the display panel provided by the embodiment of the invention, the two first data wires for providing data signals for the sub-pixels with the same color are adjacently arranged, and the two first data wires are loaded with signals with opposite polarities, so that the influence of the signal jump of the data wire on the electric signals of the adjacent data wires can be avoided or reduced, the crosstalk between the data wires is reduced, the display performance of the display panel is improved, and the display quality of the display panel is improved.
Although some specific embodiments of the present invention have been described in detail by way of examples, it should be understood by those skilled in the art that the above examples are for illustrative purposes only and are not intended to limit the scope of the present invention. It will be appreciated by those skilled in the art that modifications may be made to the above embodiments without departing from the scope and spirit of the invention. The scope of the invention is defined by the appended claims.
Claims (13)
1. A display panel, comprising:
the array substrate comprises a hollow part, a first non-display area and a display area; wherein the first non-display area is arranged around the hollow part, and the display area is arranged around the first non-display area;
the display panel comprises a plurality of data lines and a plurality of pixel units, wherein the data lines and the pixel units are formed on the array substrate, the pixel units are arranged in an array structure, the data lines extend along the column direction of the array structure in the display area, the pixel units comprise M sub-pixels, M is a positive integer greater than or equal to 3, and one column of the sub-pixels is correspondingly and electrically connected with one data line;
the data lines passing through the first non-display area comprise first sub data lines, second sub data lines and first data routing lines, the first sub data lines and the second sub data lines are located in the display area, the first data routing lines are located in the first non-display area, and the first sub data lines and the second sub data lines of the same data lines are connected through the corresponding first data routing lines;
in two adjacent pixel units, two first data wires for providing data signals for the sub-pixels with the same color are adjacently arranged in the orthographic projection of the array substrate, and the two first data wires for providing data signals for the sub-pixels with the same color are loaded with data signals with opposite polarities.
2. The display panel according to claim 1,
in the first non-display area, two first data wires for providing data signals for the sub-pixels with the same color are not overlapped on the orthographic projection of the array substrate.
3. The display panel according to claim 1,
the sub-pixels in a row are sequentially and repeatedly arranged according to the sequence of a red sub-pixel, a green sub-pixel and a blue sub-pixel, and 6 data lines corresponding to 6 adjacent rows of the sub-pixels are a data line repeating unit in the row direction of the array structure;
in each data line repeating unit, two first data wires corresponding to two rows of blue sub-pixels are adjacently arranged in the orthographic projection of the array substrate, or two first data wires corresponding to two rows of green sub-pixels are adjacently arranged in the orthographic projection of the array substrate.
4. The display panel according to claim 3,
in the first non-display area, the orthographic projections of the 6 first data wires of each data wire repeating unit on the array substrate are sequentially arranged, and the corresponding sub-pixels are the blue sub-pixel, the red sub-pixel, the green sub-pixel, the red sub-pixel and the blue sub-pixel sequentially;
or the corresponding sub-pixels are the green sub-pixel, the red sub-pixel, the blue sub-pixel, the red sub-pixel and the green sub-pixel in sequence.
5. The display panel according to claim 1,
m is 4, and the sub-pixels in one row are sequentially and repeatedly arranged according to the sequence of the red sub-pixel, the green sub-pixel, the blue sub-pixel and the white sub-pixel; in the row direction of the array structure, 8 data lines corresponding to every adjacent 8 columns of the sub-pixels are a data line repeating unit;
in each data line repeating unit, two first data wires corresponding to two rows of blue sub-pixels are adjacently arranged in the orthographic projection of the array substrate, or two first data wires corresponding to two rows of green sub-pixels are adjacently arranged in the orthographic projection of the array substrate.
6. The display panel according to claim 5,
in the first non-display area, the orthogonal projections of the 8 first data wires of each data wire repeating unit on the array substrate are sequentially arranged, and the corresponding sub-pixels are the white sub-pixel, the green sub-pixel, the blue sub-pixel, the red sub-pixel, the green sub-pixel, the red sub-pixel and the white sub-pixel sequentially.
7. The display panel according to claim 5,
in the first non-display area, the orthographic projections of the 8 first data wires of each data wire repeating unit on the array substrate are sequentially arranged, and the corresponding sub-pixels are the white sub-pixel, the blue sub-pixel, the red sub-pixel, the green sub-pixel, the red sub-pixel, the blue sub-pixel and the white sub-pixel sequentially.
8. The display panel according to claim 1,
part of the first data routing wires comprise first leads and second leads, the first leads and the second leads are located on different conductive film layers and arranged in an insulating mode, and part of the first leads are electrically connected with the corresponding second leads through via holes.
9. The display panel according to claim 1,
the display panel further comprises a second non-display area disposed around the display area;
the second non-display area is provided with a plurality of data selection circuits, the data selection circuits comprise 1 st to Nth data selection switches, the output end of one data selection switch is correspondingly arranged and electrically connected with one data line, and N data lines correspondingly and electrically connected with each data selection circuit are used for providing the data signals for N columns of sub-pixels with different colors, wherein N is more than or equal to 2 and less than or equal to M.
10. The display panel according to claim 9,
the second non-display area is further provided with 1 st to nth clock signal lines, the ith clock signal line is electrically connected with the ith data selection switch of each data selection circuit, the ith clock signal line is used for controlling the on or off of the ith data selection switch of each data selection circuit so as to transmit the data signals received by the data selection circuit to the corresponding data lines when the ith data selection switch is on, wherein i is 1,2, …, N is more than or equal to N and 2 is less than or equal to N.
11. The display panel according to claim 10,
in two adjacent pixel units, among the M sub-pixels, the red sub-pixel receives the data signal before the other sub-pixels, where M is a positive integer greater than or equal to 3.
12. The display panel according to claim 9,
in the first non-display area, the first data wires correspondingly and electrically connected with the output end of the ith data selection switch of each data selection circuit are adjacently arranged in the orthographic projection of the array substrate.
13. A display device characterized by comprising the display panel according to any one of claims 1 to 12.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810717310.3A CN108806503B (en) | 2018-06-29 | 2018-06-29 | Display panel and display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810717310.3A CN108806503B (en) | 2018-06-29 | 2018-06-29 | Display panel and display device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN108806503A CN108806503A (en) | 2018-11-13 |
CN108806503B true CN108806503B (en) | 2020-07-03 |
Family
ID=64074435
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810717310.3A Active CN108806503B (en) | 2018-06-29 | 2018-06-29 | Display panel and display device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108806503B (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109637352B (en) * | 2018-12-28 | 2021-04-13 | 上海天马微电子有限公司 | Display panel and display device |
JP7248458B2 (en) | 2019-03-08 | 2023-03-29 | 株式会社ジャパンディスプレイ | Display device |
CN110047901B (en) * | 2019-04-28 | 2021-08-31 | 厦门天马微电子有限公司 | Display panel and electronic equipment |
CN110376815B (en) * | 2019-07-31 | 2022-04-19 | 厦门天马微电子有限公司 | Display panel and display device |
CN111261677B (en) * | 2020-01-14 | 2022-09-13 | 昆山国显光电有限公司 | Display panel and display device |
CN113053979B (en) * | 2021-03-15 | 2022-10-21 | 昆山国显光电有限公司 | Array substrate, display panel and display device |
CN113257130B (en) * | 2021-05-17 | 2022-07-12 | 武汉华星光电技术有限公司 | Display panel of display area integrated grid drive circuit |
CN113345364A (en) * | 2021-06-21 | 2021-09-03 | 合肥维信诺科技有限公司 | Display panel and display device |
CN115347002B (en) * | 2022-08-18 | 2024-06-25 | 厦门天马显示科技有限公司 | Display panel and display device |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101187769A (en) * | 2006-11-20 | 2008-05-28 | 精工爱普生株式会社 | Active-matrix circuit board and display |
KR20110032341A (en) * | 2009-09-22 | 2011-03-30 | 엘지디스플레이 주식회사 | Liquid crystal display device |
CN105096899A (en) * | 2015-09-22 | 2015-11-25 | 深圳市华星光电技术有限公司 | Array substrate, liquid crystal display panel and liquid crystal display device |
CN106094380A (en) * | 2016-08-24 | 2016-11-09 | 上海天马微电子有限公司 | array substrate, display panel and liquid crystal display device |
CN106601164A (en) * | 2015-10-14 | 2017-04-26 | 群创光电股份有限公司 | Display panel |
CN106652951A (en) * | 2016-12-28 | 2017-05-10 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display |
CN106814514A (en) * | 2015-12-01 | 2017-06-09 | 乐金显示有限公司 | Display device |
CN107490916A (en) * | 2017-09-29 | 2017-12-19 | 深圳市华星光电技术有限公司 | Dot structure and array base palte, liquid crystal display panel |
CN107748470A (en) * | 2017-11-03 | 2018-03-02 | 武汉天马微电子有限公司 | Annular array substrate and electrophoretic display device |
CN107870492A (en) * | 2017-10-31 | 2018-04-03 | 上海天马微电子有限公司 | array substrate, display panel and display device thereof |
CN108182886A (en) * | 2018-01-02 | 2018-06-19 | 上海天马微电子有限公司 | Array substrate, display panel and display device |
CN108198539A (en) * | 2018-02-13 | 2018-06-22 | 厦门天马微电子有限公司 | Display panel and its driving method, display device |
-
2018
- 2018-06-29 CN CN201810717310.3A patent/CN108806503B/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101187769A (en) * | 2006-11-20 | 2008-05-28 | 精工爱普生株式会社 | Active-matrix circuit board and display |
KR20110032341A (en) * | 2009-09-22 | 2011-03-30 | 엘지디스플레이 주식회사 | Liquid crystal display device |
CN105096899A (en) * | 2015-09-22 | 2015-11-25 | 深圳市华星光电技术有限公司 | Array substrate, liquid crystal display panel and liquid crystal display device |
CN106601164A (en) * | 2015-10-14 | 2017-04-26 | 群创光电股份有限公司 | Display panel |
CN106814514A (en) * | 2015-12-01 | 2017-06-09 | 乐金显示有限公司 | Display device |
CN106094380A (en) * | 2016-08-24 | 2016-11-09 | 上海天马微电子有限公司 | array substrate, display panel and liquid crystal display device |
CN106652951A (en) * | 2016-12-28 | 2017-05-10 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display |
CN107490916A (en) * | 2017-09-29 | 2017-12-19 | 深圳市华星光电技术有限公司 | Dot structure and array base palte, liquid crystal display panel |
CN107870492A (en) * | 2017-10-31 | 2018-04-03 | 上海天马微电子有限公司 | array substrate, display panel and display device thereof |
CN107748470A (en) * | 2017-11-03 | 2018-03-02 | 武汉天马微电子有限公司 | Annular array substrate and electrophoretic display device |
CN108182886A (en) * | 2018-01-02 | 2018-06-19 | 上海天马微电子有限公司 | Array substrate, display panel and display device |
CN108198539A (en) * | 2018-02-13 | 2018-06-22 | 厦门天马微电子有限公司 | Display panel and its driving method, display device |
Also Published As
Publication number | Publication date |
---|---|
CN108806503A (en) | 2018-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108806503B (en) | Display panel and display device | |
CN107945738B (en) | Organic light-emitting display panel and electronic equipment | |
CN108831368B (en) | Display panel and display device | |
CN108807426B (en) | Array substrate and display panel | |
CN106406612B (en) | Array substrate, display panel and display device comprising it | |
CN109887458B (en) | Display panel and display device | |
CN110767695B (en) | Display device, display panel thereof and OLED array substrate | |
CN110047901B (en) | Display panel and electronic equipment | |
CN110767829B (en) | Display device and display panel, OLED transparent substrate and OLED substrate thereof | |
CN107633812A (en) | Display panel and display device | |
CN105845033A (en) | Display panel, manufacturing method and display device thereof | |
CN108831365B (en) | Display panel and display device | |
CN205680370U (en) | A kind of display floater and display device | |
CN107561800B (en) | Array substrate, display panel and display device | |
US20210158743A1 (en) | Display panel and driving method thereof | |
CN110956927B (en) | Display device, stretchable display panel and driving method thereof | |
KR102193661B1 (en) | Touch display panel and display device | |
CN109298577B (en) | Display panel and display device | |
CN111292665A (en) | Pixel circuit, control method thereof and display device | |
US11538835B2 (en) | Array substrate with dummy lead including disconnected conducting wires, method for manufacturing the same, display panel and display device | |
US20240040832A1 (en) | Display panel and display device | |
CN110767698A (en) | Display device, display panel thereof and OLED array substrate | |
KR20230016677A (en) | Display panels and display devices | |
CN110767107B (en) | Display device, display panel thereof and OLED array substrate | |
CN109901748B (en) | Display panel and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |