CN113053979B - Array substrate, display panel and display device - Google Patents
Array substrate, display panel and display device Download PDFInfo
- Publication number
- CN113053979B CN113053979B CN202110274574.8A CN202110274574A CN113053979B CN 113053979 B CN113053979 B CN 113053979B CN 202110274574 A CN202110274574 A CN 202110274574A CN 113053979 B CN113053979 B CN 113053979B
- Authority
- CN
- China
- Prior art keywords
- pixel
- signal line
- sub
- green
- blue
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/60—OLEDs integrated with inorganic light-sensitive elements, e.g. with inorganic solar cells or inorganic photodiodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/60—OLEDs integrated with inorganic light-sensitive elements, e.g. with inorganic solar cells or inorganic photodiodes
- H10K59/65—OLEDs integrated with inorganic image sensors
Landscapes
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
The invention discloses an array substrate, a display panel and a display device. The array substrate is provided with a light-transmitting area, a frame area surrounding the light-transmitting area and a display area surrounding the frame area; the display area is provided with a first signal line group and a second signal line group which are used for connecting the pixel circuits, extend along a first direction and are positioned on two sides of the light-transmitting area; the frame area is provided with a plurality of connecting lines which extend around the light-transmitting area; each signal line group comprises more than one signal line electrically connected with the connecting line; at least two connecting lines are arranged on different film layers, the directions of the connecting lines are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate are overlapped. According to the embodiment of the invention, the space occupied by the winding in the frame area can be reduced, and the mutual influence between the signal wires can be avoided.
Description
Technical Field
The invention relates to the technical field of display, in particular to an array substrate, a display panel and a display device.
Background
With the rapid development of electronic equipment, the requirements of users on screen occupation ratio are higher and higher, the requirements on the frame are narrower and narrower, and the lower frame needs a larger wiring space to influence the screen occupation ratio; conventional electronic devices such as mobile phones, tablet computers, etc. need to integrate components such as front-facing cameras, earphones, infrared sensing elements, etc. In the prior art, a groove (Notch) or an opening may be formed in a display screen, and external light may enter a photosensitive component located below the screen through the groove or the opening. Because the signal lines around the slot or the open hole need to be connected in a one-to-one correspondence manner, a larger wiring space needs to be arranged around the slot or the open hole, and the screen occupation ratio of the display screen is influenced.
Disclosure of Invention
The embodiment of the invention provides an array substrate, a display panel and a display device, which can reduce the number of winding wires in a frame area and can avoid mutual influence between adjacent signal wires.
The invention aims to provide an array substrate which is characterized by comprising a light-transmitting area, a frame area surrounding the light-transmitting area and a display area surrounding the frame area;
the display area is provided with a first signal line group and a second signal line group which are used for connecting the pixel circuits, extend along a first direction and are positioned on two sides of the light-transmitting area;
the frame area is provided with a plurality of connecting lines which extend around the light-transmitting area;
each signal line group comprises more than one signal line electrically connected with the connecting line;
at least two connecting lines are arranged on different film layers, the directions of the connecting lines are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate are overlapped.
In a preferred technical solution, there are at least two connecting lines in different film layers, the directions of the connecting lines in the first direction are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate overlap.
In an optimal technical scheme, at least two connecting lines are positioned on different film layers, the directions of the connecting lines and the first direction which have preset included angles are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate are overlapped. The preset included angle is an acute angle or a right angle; preferably, the preset included angle is 10 to 70 °. Preferably, the preset included angle is 20 to 60 °.
In a preferred technical solution, the first signal line group includes a red signal line for driving a red sub-pixel to emit light, a green signal line for driving a green sub-pixel to emit light, and a blue signal line for driving a blue sub-pixel to emit light; the second signal line group comprises a red signal line for driving the red sub-pixel to emit light, a green signal line for driving the green sub-pixel to emit light and a blue signal line for driving the blue sub-pixel to emit light; the red signal line of the first signal line group is electrically connected with the red signal line of the second signal line group through a red connecting line; the green signal wire of the first signal wire group is electrically connected with the green signal wire of the second signal wire group through a green connecting wire; the blue signal lines of the first signal line group are electrically connected with the blue signal lines of the second signal line group through blue connecting lines.
In a preferred technical solution, the sub-pixels driven by the first signal line group or the second signal line group form a plurality of pixel units, and each pixel unit at least includes a red sub-pixel, a green sub-pixel and a blue sub-pixel.
In a preferred technical scheme, a plurality of pixel units form a pixel arrangement structure, in the pixel arrangement structure, a red sub-pixel and a blue sub-pixel are respectively separated from a green sub-pixel, a connecting line of centers of the two red sub-pixels and the two blue sub-pixels forms a virtual square, and an intersection point of diagonal lines of the virtual square is the center of the green sub-pixel.
In a preferred technical scheme, when a plurality of pixel units form an RGBG pixel arrangement structure, one pixel unit comprises a red sub-pixel, two green sub-pixels and a blue sub-pixel, at least part of directions of a red connecting line electrically connected with a red signal line and a blue connecting line electrically connected with a blue signal line in a frame area are the same, and orthographic projections of the red connecting line and the blue connecting line in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with corresponding green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped.
In a preferred technical scheme, when a plurality of pixel units form an RGB pixel arrangement structure, one pixel unit comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel, two red connecting lines which are respectively and electrically connected with a red signal line for driving the red sub-pixel to emit light in two adjacent pixel units are at least partially in the same direction in a frame area, and orthographic projections of the two red connecting lines in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped; the two blue connecting lines which are respectively electrically connected with the blue signal lines for driving the blue sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two blue connecting lines in the thickness direction of the array substrate are overlapped.
In a preferred technical scheme, each pixel unit in the pixel arrangement structure comprises two red sub-pixels, two green sub-pixels and two blue sub-pixels, two red connecting lines which are respectively electrically connected with red signal lines for driving the red sub-pixels to emit light in the pixel units are at least partially in the same direction in a frame area, and orthographic projections of the two red connecting lines in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped; two blue connecting lines which are respectively electrically connected with blue signal lines for driving the blue sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two blue connecting lines in the thickness direction of the array substrate are overlapped. The directions of at least part of blue connecting wires electrically connected with the blue signal wires in the frame area are the same, and orthographic projections of the blue connecting wires in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with corresponding green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped.
Another object of the present invention is to provide an array substrate, a display panel and a display device, which can reduce the wiring space of the lower frame and avoid the mutual influence between the adjacent signal lines.
Another objective of the present invention is to provide an array substrate, which is characterized by having a sector area and a display area adjacent to the sector area;
the display area is provided with a signal line group which is used for connecting the pixel circuits and extends along a first direction;
the sector area is provided with a connecting wire which is electrically connected with a signal source for driving the pixel circuit;
the signal line group comprises more than one signal line which is electrically connected with the connecting line;
at least two connecting lines are arranged on different film layers, the directions of the connecting lines are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate are overlapped.
In a preferred technical solution, there are at least two connecting lines in different film layers, the directions of the connecting lines in the first direction are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate overlap. Preferably, the first direction is a vertical direction.
In an optimal technical scheme, at least two connecting lines are positioned on different film layers, the directions of the connecting lines and the first direction which have preset included angles are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate are overlapped. The preset included angle is an acute angle or a right angle; preferably, the preset included angle is 10 to 70 °. Preferably, the preset included angle is 20 to 60 °.
In a preferred technical solution, the signal line group includes a red signal line for driving a red sub-pixel to emit light, a green signal line for driving a green sub-pixel to emit light, and a blue signal line for driving a blue sub-pixel to emit light; a red signal wire of the signal wire group is electrically connected with a signal source for driving the pixel circuit through a red connecting wire; a green signal wire of the signal wire group is electrically connected with a signal source for driving the pixel circuit through a green connecting wire; and the blue signal line of the signal line group is electrically connected with a signal source for driving the pixel circuit through a blue connecting line.
In a preferred technical solution, the sub-pixels driven by the signal line group form a plurality of pixel units, and each pixel unit at least includes a red sub-pixel, a green sub-pixel and a blue sub-pixel.
In a preferred technical scheme, a plurality of pixel units form a pixel arrangement structure, in the pixel arrangement structure, a red sub-pixel and a blue sub-pixel are respectively separated from a green sub-pixel, a connecting line of centers of the two red sub-pixels and the two blue sub-pixels forms a virtual square, and an intersection point of diagonal lines of the virtual square is the center of the green sub-pixel.
In a preferred technical scheme, when a plurality of pixel units form an RGBG pixel arrangement structure, one pixel unit comprises a red sub-pixel, two green sub-pixels and a blue sub-pixel, at least part of directions of a red connecting line electrically connected with a red signal line and a blue connecting line electrically connected with a blue signal line in a frame area are the same, and orthographic projections of the red connecting line and the blue connecting line in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with corresponding green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped.
In a preferred technical scheme, when a plurality of pixel units form an RGB pixel arrangement structure, one pixel unit comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel, two red connecting lines which are respectively and electrically connected with a red signal line for driving the red sub-pixel to emit light in two adjacent pixel units are at least partially in the same direction in a frame area, and orthographic projections of the two red connecting lines in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped; the two blue connecting lines which are respectively electrically connected with the blue signal lines for driving the blue sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two blue connecting lines in the thickness direction of the array substrate are overlapped.
In a preferred technical scheme, each pixel unit in the pixel arrangement structure comprises two red sub-pixels, two green sub-pixels and two blue sub-pixels, two red connecting lines which are respectively electrically connected with red signal lines for driving the red sub-pixels to emit light in the pixel units are at least partially in the same direction in a frame area, and orthographic projections of the two red connecting lines in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped; the two blue connecting lines which are respectively electrically connected with the blue signal lines for driving the blue sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two blue connecting lines in the thickness direction of the array substrate are overlapped. The directions of blue connecting lines electrically connected with the blue signal lines in the frame area are at least partially the same, and orthographic projections of the blue connecting lines in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with corresponding green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped.
Preferably, in the thickness direction, the width of the line width of the connection line close to the array substrate is smaller than the width of the line width of the connection line far from the array substrate.
Another objective of the present invention is to provide a display panel, which includes the array substrate.
Another object of the present invention is to provide a display device, comprising the display panel.
Compared with the prior art, at least two connecting lines are positioned in different film layers in the frame area or the fan-shaped area, the directions of the connecting lines are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate are overlapped, so that the wiring space of the winding line or the fan-shaped area can be reduced by half, the occupied area of the frame area (winding area) around the blind hole or the lower frame non-display area NA is reduced, and the narrow frame design is realized.
Drawings
Other features, objects and advantages of the present invention will become more apparent upon reading of the following detailed description of non-limiting embodiments thereof, with reference to the accompanying drawings in which like or similar reference characters refer to like or similar parts and which are not necessarily drawn to scale.
Fig. 1 is a schematic top view illustrating an array substrate according to an embodiment of the present invention;
FIG. 2 is an enlarged schematic view of region A of FIG. 1 according to one embodiment of the present invention;
fig. 3 is a schematic cross-sectional view illustrating an array substrate according to an embodiment of the present invention;
fig. 4 is a schematic cross-sectional view illustrating an array substrate according to another embodiment of the present invention;
fig. 5 is a schematic cross-sectional view illustrating an array substrate according to another embodiment of the present invention;
fig. 6 is a schematic top view illustrating an array substrate according to another embodiment of the present invention;
FIG. 7 is an enlarged schematic view of region B of FIG. 6 in accordance with another embodiment of the present invention;
fig. 8 shows a further enlarged schematic view of region B of fig. 7 in another embodiment of the present invention.
Description of reference numerals:
100-an array substrate;
10-a light-transmitting region; 20-a border region; 30-a display area; NA-non-display area;
21-connecting lines; 211-red connecting lines; 212-green connecting lines; 213-blue connecting line; 214-green connecting line;
31-pixel circuits; 311 and 311': a red sub-pixel; 312 and 312': a green sub-pixel; 313 and 313': a blue sub-pixel; 314&314': a green sub-pixel; 32D-a first signal line group; 32U-second signal line group; 321-a first signal line; 322-second signal line; 001-004-insulating layer; 401-a signal source; S1-S4- (Source) signal line;
y-a first direction; x-a second direction.
Detailed Description
Features and exemplary embodiments of various aspects of the present invention will be described in detail below, and in order to make objects, technical solutions and advantages of the present invention more apparent, the present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not to be construed as limiting the invention. It will be apparent to one skilled in the art that the present invention may be practiced without some of these specific details. The following description of the embodiments is merely intended to provide a better understanding of the present invention by illustrating examples of the present invention.
It should be noted that, in this document, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising … …" does not exclude the presence of another like element in a process, method, article, or apparatus that comprises the element.
It will be understood that when a layer, region or layer is referred to as being "on" or "over" another layer, region or layer in describing the structure of the component, it can be directly on the other layer, region or layer or intervening layers or regions may also be present. Also, if the component is turned over, one layer or region may be "under" or "beneath" another layer or region.
Fig. 1 is a schematic top view illustrating an array substrate according to a first embodiment of the present invention. Fig. 2 is an enlarged schematic view of the area a in fig. 1 according to an embodiment of the present invention. As shown in fig. 1, an embodiment of the invention provides an array substrate 100 having a light-transmitting region 10, a frame region 20 (also referred to as a winding region), and a display region 30. A border region 20 is disposed around the light-transmissive region. The display area 30 is disposed around the rim area 20.
Illustratively, the light-transmissive region 10 may be an open region or a grooved region, the back side of which is used to place the photosensitive element. The photosensitive component can be an image acquisition device and is used for acquiring external image information. For example, the photosensitive component is a camera. The photosensitive component may not be limited to an image capture device, for example, in some embodiments, the photosensitive component may also be an infrared sensor, a proximity sensor, an infrared lens, a floodlight sensing element, an ambient light sensor, a dot matrix projector, and other light sensors.
The light-transmitting area 10 may be a circular area, an elliptical area, a square area, or the like, and the shape of the light-transmitting area 10 may be set according to actual requirements, which is not limited in the present invention.
The transparent region 10 may be disposed at the center, the left side, or the right side of the array substrate, and the position of the transparent region may be set according to actual requirements, which is not limited in the present invention.
The transparent area 10 may be a single area, a double area, or three areas, etc., and the number of the transparent areas may be set according to actual requirements, which is not limited in the present invention.
Illustratively, the array substrate 100 may further include a non-display area NA disposed around the display area 30.
Fig. 2 shows that the display area 30 is provided with the pixel circuit 31 and the second signal line group 32U and the first signal line group 32D electrically connected to the pixel circuit 31. Each pixel circuit 31 is used to drive sub-pixels of each color to emit light for display. The signal lines extend along the first direction Y, and in the first direction Y, the signal lines are divided into a first signal line group 32D and a second signal line group 32U located on the upper and lower sides of the light-transmitting region 10. The first signal line group 32D includes one or more first signal lines 321, and the second signal line group 32U includes one or more second signal lines 322. For example, the number of the first signal lines 321 and the number of the second signal lines 322 may be equal. For example, the number of the first signal lines 321 and the number of the second signal lines 322 are both N, where N is a positive integer, and the N first signal lines 321 extend along the first direction Y and are sequentially arranged at intervals in the second direction X. Similarly, the N second signal lines 322 extend along the first direction Y and are sequentially arranged at intervals in the second direction X. Wherein the first direction Y intersects the second direction X. The first direction Y may be at a right angle to the second direction X (the first direction Y intersects the second direction X perpendicularly).
Referring to fig. 2, if the number of the pixel circuits 31 in the cut-out frame area 20 is N ', the number of the connection lines 21 required to connect the pixel circuits 31 is N', and thus the number of the connection lines required to connect the first signal lines 321 and the second signal lines 322 is N ', where N' is a positive integer greater than or equal to 1. The frame area 20 is provided with a connecting line 21 extending around the light-transmitting area 10, the connecting line 21 may be configured to have a circular shape (according to the direction) according to the arrangement of the pixel circuits 31, and the connecting line 21 may also be configured to have a step shape (according to the direction) according to the arrangement of the pixel circuits 31.
Assuming that the number of the connection lines 21 is N', the connection lines 21 are disposed on the first metal layer and the second metal layer in the non-identical film layer, the first metal layer and the second metal layer are in an overlapped design in the thickness direction of the display panel, and the connection lines are in an overlapped design in the thickness direction of the display panel, so that the design space in the X direction can be theoretically reduced by half, thereby reducing the occupied area of the frame region 20 and realizing the narrow frame design in the peripheral side of the light-transmitting region.
Further, referring to fig. 2, according to the pixel arrangement characteristics of the pixel driving circuit 31, the connection manner of the metal lines is different, and for example, when the pixel arrangement around the light-transmitting region is RGBG arrangement, that is, when several pixel units form an RGBG pixel arrangement structure (refer to the pixel arrangement structure of the organic light emitting diode display of chinese patent application CN103681754 a), the corresponding pixel driving circuit 31 is RGBG arrangement in the second direction. It is assumed that the first pixel circuit 311 connected to the first signal line group 32D drives an R pixel, the second pixel circuit 312 drives a G pixel, the third pixel circuit 313 drives a B pixel, and the fourth pixel circuit 314 drives a G pixel. Accordingly, the first pixel circuit 311 'corresponding to the connection of the second signal line group 32U drives the R pixel, the second pixel circuit 312' drives the G pixel, the third pixel circuit 313 'drives the B pixel, and the fourth pixel circuit 314' drives the G pixel. Illustratively, it is necessary to connect the first pixel circuits 311 and 311 'for driving the R pixel to emit light, the second pixel circuits 312 and 312' for driving the G pixel to emit light, the first pixel circuits 313 and 313 'for driving the B pixel to emit light, and the fourth pixel circuits 314 and 314' for driving the G pixel to emit light, with the corresponding first signal line 321 and the second signal line 322 via the corresponding connection lines. For example, the red connection line 211 is used as a connection line between the first signal line 321 of the first pixel circuit 311 and the second signal line 322 of the first pixel circuit 311', the green connection line 212 is used as a connection line between the first signal line 321 of the second pixel circuit 312 and the second signal line 322 of the second pixel circuit 312', the blue connection line 213 is used as a connection line between the first signal line 321 of the third pixel circuit 313 and the second signal line 322 of the third pixel circuit 313', and the green connection line 214 is used as a connection line between the first signal line 321 of the fourth pixel circuit 314 and the second signal line 322 of the fourth pixel circuit 314'.
As shown in fig. 3, the red connection line 211 uses a first metal layer, the green connection line 212 uses a first metal layer, the blue connection line 213 uses a second metal layer, the green connection line 214 uses a second metal layer, the red connection line 211 and the blue connection line 213 are overlapped, and the green connection line 212 and the green connection line 214 are overlapped, that is, the first metal layer and the second metal layer are overlapped in the thickness direction of the display panel. The cross-sectional view can refer to fig. 3, wherein the insulating layer 001 provides insulation between the first metal layer and the second metal layer. The overlapping design enables the design space in the X direction to be reduced by half, thereby reducing the occupied area of the frame area 20 and realizing the narrow frame design. The connecting line of RB pixel circuit overlaps with the connecting line of RB pixel circuit, and the connecting line of G pixel circuit overlaps with the connecting line of G pixel circuit to reduce the coupling capacitance between RB pixel circuit and the G pixel circuit, promote the display effect.
Further, the line widths of the blue connecting line 213 and the green connecting line 214 using the second metal layer are greater than the line widths of the red connecting line 211 and the green connecting line 212 using the first metal layer by 0.2-0.4 um, so as to prevent the second metal layer from being thinner due to a topographic difference, so that the line widths of the first metal layer and the second metal layer are substantially equal.
Further, with reference to fig. 2, the red connection line 211 uses a third metal layer, the green connection line 212 uses a third metal layer, the blue connection line 213 uses a fourth metal layer, the green connection line 214 uses a fourth metal layer, and 001 is an insulating layer between the third metal layer and the fourth metal layer. Referring to fig. 3, the red connection line 211 and the blue connection line 213 are disposed in an overlapping manner, and the green connection line 212 and the green connection line 214 are disposed in an overlapping manner, i.e., the third metal layer and the fourth metal layer are disposed in an overlapping manner in the thickness direction of the display panel. The overlapping design enables the design space in the X direction to be reduced by half, thereby reducing the footprint of the bezel area 20. As shown in fig. 4, similarly, the connection line of the pixel RB overlaps the connection line of the pixel RB, and the connection line of the pixel G overlaps the connection line of the pixel G, so that the coupling capacitance between the pixel RB and the pixel G is reduced, and the display effect is improved. Because the impedance of the material of the third metal layer and the fourth metal layer is low, and the insulating layer 001 between the third metal layer and the fourth metal layer is thick, the coupling capacitance of the connecting line can be reduced, and the display effect is further improved.
Further, the line widths of the blue connecting line 213 and the green connecting line 214 using the fourth metal layer are 0.2-0.4 um larger than those of the red connecting line 211 and the green connecting line 212 using the third metal layer, so as to prevent the fourth metal layer from being thinner due to the topographic disparity, so that the line widths of the first metal layer and the second metal layer are substantially equal.
Further, please refer to fig. 2 again, the red connection line 211 uses a first metal layer, the green connection line 212 uses a third metal layer, the blue connection line 213 uses a second metal layer, the green connection line 214 uses a fourth metal layer, and the cross-sectional view refers to fig. 4, 002 is an insulating layer between the first metal layer and the second metal layer, 003 is an insulating layer between the second metal layer and the third metal layer, 004 is a metal layer between the third metal layer and the fourth insulating layer, the red connection line 211 and the blue connection line 213 are disposed in an overlapping manner, and the green connection line 212 and the green connection line 214 are disposed in an overlapping manner, so that the pixel RB uses the first metal layer and the second metal layer, and the pixel G uses the third metal layer and the fourth metal layer, that is, the first metal layer and the second metal layer are designed to be overlapped in the thickness direction of the display panel, and the third metal layer and the fourth metal layer are designed to be overlapped in the thickness direction of the display panel. The overlapping design enables the design space in the X direction to be reduced by half, thereby reducing the footprint of the bezel area 20. The connecting line of pixel RB overlaps with the connecting line of pixel RB, and the connecting line of pixel G overlaps with the connecting line of pixel G to reduce the coupling capacitance between pixel RB and pixel G, promote the display effect.
With continued reference to fig. 2, the first pixel circuit 311&311 'drives the R pixel, the second pixel circuit 312&312' drives the G pixel, the third pixel circuit 313&313 'drives the B pixel, and the fourth pixel circuit 314&314' drives the G pixel; in order, the first pixel circuit, the second pixel circuit, the third pixel circuit, and the fourth pixel circuit are sequentially arranged in the X direction.
For example, taking two adjacent pixel units (the pixel units form an RGBG pixel arrangement structure) as an example, the upper and lower pixel driving circuits 311 and 311', the pixel driving circuits 312 and 312', the pixel driving circuits 313 and 313', and the pixel driving circuits 314 and 314' need to be connected correspondingly, so that the red connecting line 211 serves as a connecting line between the first signal line 321 of the first pixel circuit 311 and the second signal line 322 of the first pixel circuit 311', the green connecting line 212 serves as a connecting line between the first signal line 321 of the second pixel circuit 312 and the second signal line 322 of the second pixel circuit 312', the blue connecting line 213 serves as a connecting line between the first signal line 321 of the third pixel circuit 313 and the second signal line 322 of the third pixel circuit 313', and the green connecting line 214 serves as a connecting line between the first signal line 321 of the fourth pixel circuit 314 and the second signal line 322 of the fourth pixel circuit 314', and the adjacent pixel units correspond to the pixel units. The red connecting line 211 uses a first metal layer, the green connecting line 212 uses a first metal layer, the blue connecting line 213 uses a second metal layer, the green connecting line 214 uses a second metal layer, the red connecting line 211 in an adjacent pixel unit can use a third metal layer, the green connecting line 212 can use a third metal layer, the blue connecting line 213 can use a fourth metal layer, the green connecting line 214 can use a fourth metal layer, the red connecting line 211, the blue connecting line 213, the red connecting line 211 and the blue connecting line 213 in an adjacent pixel unit are overlapped, the green connecting line 212, the green connecting line 214, the green connecting line 212 and the green connecting line 214 in an adjacent pixel unit are overlapped, namely, the first metal layer, the second metal layer, the third metal layer and the fourth metal are overlapped in the thickness direction of the display panel, so that the design space in the X direction can be more reduced, and the effect of extremely narrow frame can be achieved.
Referring to fig. 5, in the cross-sectional view, 002 is an insulating layer between the first metal layer and the second metal layer, 003 is an insulating layer between the second metal layer and the third metal layer, and 004 is an insulating layer between the third metal layer and the fourth metal layer, and the overlapping design can reduce three quarters of the design space in the X direction, thereby reducing the occupied area of the frame region 20 and realizing the narrow frame design. And the connecting line of pixel RB overlaps with the connecting line of pixel RB, and the connecting line of pixel G overlaps with the connecting line of pixel G to reduce the coupling capacitance between pixel RB and pixel G, promote the display effect.
In some embodiments, as shown in fig. 6, the design can be applied to a lower frame region B, where the region B is a sector, and fig. 7 is an enlarged view of the region B of fig. 6, where 401 is a signal Source (Source) for driving the pixel circuit, 30 is a display region, the region B is located between the signal Source 401 and the display region 30, and the sector B connects the signal Source 401 and the signal line group of the pixel circuit together. Further, reference may be made to fig. 8, which is an enlarged view of region B.
Illustratively, the signal lines connected to the signal source 401 include signal lines S1, S2, S3, and S4, the display area 30 includes corresponding pixel driving circuits 311, 312, 313, and 314, and the connection lines corresponding to the pixel driving circuits 311, 312, 313, and 314 are 3211, 3212, 3213, and 3214. The first pixel circuit 311 drives the R pixel, the second pixel circuit 312 drives the G pixel, the third pixel circuit 313 drives the B pixel, and the fourth pixel circuit 314 drives the G pixel. Since the first pixel circuit 311 and the signal line S1, the second pixel circuit 312 and the signal line S2, the third pixel circuit 313 and the signal line S3, and the fourth pixel circuit 314 and the signal line S4 need to be connected, the corresponding signal connection lines 3211 and S1, 3212 and S2, 3213 and S3, and 3214 and S4 need to be connected. The red connection line 211 is used as the connection line between 3211 and S1, the green connection line 212 is used as the connection line between 3212 and S2, the blue connection line 213 is used as the connection line between 3213 and S3, and the green connection line 214 is used as the connection line between 3214 and S4. Referring to fig. 3, the red connection line 211 uses a first metal layer, the green connection line 212 uses a first metal layer, the blue connection line 213 uses a second metal layer, the green connection line 214 uses a second metal layer, the red connection line 211 and the blue connection line 213 are disposed in an overlapping manner, and the green connection line 212 and the green connection line 214 are disposed in an overlapping manner, that is, the first metal layer and the second metal layer are designed in an overlapping manner in a thickness direction of the display panel. The design of overlapping makes can reduce half in design space in the X direction, and then reduces the area occupied of lower frame non-display area NA, realizes the design of narrow frame. And the connecting line of pixel RB overlaps with the connecting line of pixel RB, and the connecting line of pixel G overlaps with the connecting line of pixel G to reduce the coupling capacitance between pixel RB and pixel G, promote the display effect.
Similarly, the third metal layer and the fourth metal layer may be used with reference to fig. 3, or the first metal layer, the second metal layer, the third metal layer, the fourth metal layer, etc. may be used with reference to fig. 4 and 5, and are not described herein again.
An embodiment of the invention provides a display panel, including the array substrate according to any of the above embodiments.
The embodiment of the invention provides a display device, which can be any electronic equipment with a display function, such as a mobile phone, a tablet computer, a notebook computer, an electronic paper book or a television.
While the invention has been described with reference to the above embodiments, these embodiments are not intended to be exhaustive or to limit the invention to the precise embodiments disclosed. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. The invention is limited only by the claims and their full scope and equivalents.
Claims (5)
1. An array substrate is characterized by comprising a light-transmitting area, a frame area surrounding the light-transmitting area and a display area surrounding the frame area;
the display area is provided with a first signal line group and a second signal line group which are used for connecting the pixel circuits, extend along a first direction and are positioned on two sides of the light-transmitting area;
the frame area is provided with a plurality of connecting lines which extend around the light-transmitting area;
each signal line group comprises more than one signal line electrically connected with the connecting line;
at least two connecting lines are positioned on different film layers, the directions of the connecting lines are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate are overlapped;
the first signal line group comprises a red signal line for driving the red sub-pixel to emit light, a green signal line for driving the green sub-pixel to emit light and a blue signal line for driving the blue sub-pixel to emit light; the second signal line group comprises a red signal line for driving the red sub-pixel to emit light, a green signal line for driving the green sub-pixel to emit light and a blue signal line for driving the blue sub-pixel to emit light; the red signal line of the first signal line group is electrically connected with the red signal line of the second signal line group through a red connecting line; the green signal wire of the first signal wire group is electrically connected with the green signal wire of the second signal wire group through a green connecting wire; the blue signal lines of the first signal line group are electrically connected with the blue signal lines of the second signal line group through blue connecting lines;
the sub-pixels driven by the first signal line group or the second signal line group form a plurality of pixel units, and each pixel unit at least comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel;
the plurality of pixel units form an RGBG pixel arrangement structure, one pixel unit comprises a red sub-pixel, two green sub-pixels and a blue sub-pixel, a red connecting line electrically connected with a red signal line and a blue connecting line electrically connected with a blue signal line at least partially have the same trend in a frame area, and orthographic projections of the red connecting line and the blue connecting line in the thickness direction of the array substrate are overlapped; two green connecting wires electrically connected with corresponding green signal wires for driving the green sub-pixels to emit light are at least partially in the same direction in the frame area, and orthographic projections of the two green connecting wires in the thickness direction of the array substrate are overlapped.
2. The array substrate of claim 1, wherein the plurality of pixel units form a pixel arrangement structure, the red sub-pixel and the blue sub-pixel are respectively separated from the green sub-pixel, a connecting line of centers of the two red sub-pixels and the two blue sub-pixels forms a virtual square, and an intersection point of diagonal lines of the virtual square is the center of the green sub-pixel.
3. An array substrate is characterized by comprising a sector area and a display area adjacent to the sector area;
the display area is provided with a signal line group which is used for connecting the pixel circuits and extends along a first direction;
the sector area is provided with a connecting wire which is electrically connected with a signal source for driving the pixel circuit;
the signal line group comprises more than one signal line which is electrically connected with the connecting line;
at least two connecting lines are positioned on different film layers, the directions of the connecting lines are at least partially the same, and orthographic projections of the connecting lines in the thickness direction of the array substrate are overlapped;
the signal line group-driven sub-pixels form a plurality of pixel units, each pixel unit at least comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel, the pixel units form an RGBG pixel arrangement structure, each pixel unit comprises a red sub-pixel, two green sub-pixels and a blue sub-pixel, connecting lines corresponding to the red sub-pixels are located on a first metal layer, connecting lines corresponding to the green sub-pixels are located on the first metal layer, connecting lines corresponding to the blue sub-pixels are located on a second metal layer, connecting lines corresponding to the other green sub-pixels are located on the second metal layer, orthographic projections of the connecting lines corresponding to the red sub-pixels in the thickness direction of the array substrate are overlapped with orthographic projections of the connecting lines corresponding to the blue sub-pixels in the thickness direction of the array substrate, and orthographic projections of the connecting lines corresponding to the green sub-pixels in the thickness direction of the array substrate are overlapped with orthographic projections of the connecting lines corresponding to the other green sub-pixels in the thickness direction of the array substrate.
4. A display panel comprising the array substrate according to any one of claims 1 to 3.
5. A display device characterized by comprising the display panel according to claim 4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110274574.8A CN113053979B (en) | 2021-03-15 | 2021-03-15 | Array substrate, display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110274574.8A CN113053979B (en) | 2021-03-15 | 2021-03-15 | Array substrate, display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113053979A CN113053979A (en) | 2021-06-29 |
| CN113053979B true CN113053979B (en) | 2022-10-21 |
Family
ID=76512267
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110274574.8A Active CN113053979B (en) | 2021-03-15 | 2021-03-15 | Array substrate, display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113053979B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116918490A (en) * | 2022-01-20 | 2023-10-20 | 京东方科技集团股份有限公司 | Display substrate and display device |
| CN117953770A (en) * | 2022-09-06 | 2024-04-30 | 武汉天马微电子有限公司 | Display panel and display device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108806503A (en) * | 2018-06-29 | 2018-11-13 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111952343A (en) * | 2020-08-21 | 2020-11-17 | 昆山国显光电有限公司 | Array substrate and display panel |
-
2021
- 2021-03-15 CN CN202110274574.8A patent/CN113053979B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108806503A (en) * | 2018-06-29 | 2018-11-13 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111952343A (en) * | 2020-08-21 | 2020-11-17 | 昆山国显光电有限公司 | Array substrate and display panel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113053979A (en) | 2021-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP4075512A1 (en) | Display panel and display device | |
| US11844263B2 (en) | Display panel having one display region surrounding another displayer region and display device having the same | |
| CN110288945B (en) | Display panel and display device | |
| CN111048005B (en) | Display panel and display device | |
| CN111402743A (en) | Display panel and display device | |
| CN110890026A (en) | Display panel and display device | |
| CN110190099B (en) | Display panel and display device | |
| CN113410257B (en) | Array substrate, display panel and display device | |
| CN109637372B (en) | Display panel and display device | |
| US20230337492A1 (en) | Array substrate, display panel and display device | |
| CN110783386A (en) | Display panel and display device | |
| US20220158140A1 (en) | Display panel and display apparatus | |
| CN113053979B (en) | Array substrate, display panel and display device | |
| CN111952343B (en) | Array substrate and display panel | |
| US20230337494A1 (en) | Display panel and display apparatus | |
| US20240021148A1 (en) | Display panel and display apparatus | |
| US20230402467A1 (en) | Array substrate, display panel and display apparatus | |
| WO2023109137A1 (en) | Display panel and display device | |
| KR20230107379A (en) | Array substrate, display panel and display device | |
| CN114400239A (en) | Display panel, display device and preparation method of display panel | |
| CN212874001U (en) | Display panel and display device | |
| CN113178473A (en) | Display panel and display device | |
| CN111834397B (en) | Display panel and display device | |
| CN113380830A (en) | Array substrate, display panel and display device | |
| CN115000090A (en) | Display panel, display device and preparation method of display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |