CN114120925B - Source electrode driving circuit and display device - Google Patents

Source electrode driving circuit and display device Download PDF

Info

Publication number
CN114120925B
CN114120925B CN202111430692.XA CN202111430692A CN114120925B CN 114120925 B CN114120925 B CN 114120925B CN 202111430692 A CN202111430692 A CN 202111430692A CN 114120925 B CN114120925 B CN 114120925B
Authority
CN
China
Prior art keywords
control
line
lead
control line
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111430692.XA
Other languages
Chinese (zh)
Other versions
CN114120925A (en
Inventor
单冬晓
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Chengdu BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202111430692.XA priority Critical patent/CN114120925B/en
Publication of CN114120925A publication Critical patent/CN114120925A/en
Application granted granted Critical
Publication of CN114120925B publication Critical patent/CN114120925B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance

Abstract

The invention provides a source electrode driving circuit and a display device, wherein the source electrode driving circuit is applied to a display panel, the display panel comprises sub-pixels with M colors and a plurality of data lines, and the source electrode driving circuit comprises: n control lines and a plurality of multiplexer units; the multiplexer unit comprises N switches, wherein the control ends of the N switches are connected with the N control lines in a one-to-one correspondence manner, the input ends of the N switches are connected with the same data signal input line, and the output ends of the N switches are connected with the N data lines in a one-to-one correspondence manner; the N data lines comprise a first data line and a second data line, and the first data line is connected with the second data line and is electrically connected with the sub-pixels with the same color; the N control lines comprise a first control line and a second control line, the first control line and the second control line are used for respectively driving a switch electrically connected with the first data line and the second data line, the first control line and the second control line are adjacent or are separated by X control lines, and X is smaller than or equal to M-2.

Description

Source electrode driving circuit and display device
Technical Field
The embodiment of the invention relates to the technical field of display, in particular to a source electrode driving circuit and a display device.
Background
With the higher and higher resolution of Active-matrix organic light-emitting diode (AMOLED) panels, the greater and greater number of source drivers pose challenges in the module fabrication process. To reduce the number of source drivers, reduce the IC (Integrated Circuit ) size and cost, source driver multiplexing techniques have been introduced that can drive two columns, or even more columns, of pixels using the same source driver. However, after the multiplexing ratio of the source drivers (i.e., the multiplexing ratio, i.e., the number of pixel columns that each source driver can drive) is increased, the source driving circuit is more complex, and the wirings overlap more, which may cause crosstalk between different signals, thereby affecting the picture quality and causing poor display.
Disclosure of Invention
The embodiment of the invention provides a source electrode driving circuit and a display device, which are used for solving the problem of poor display caused by signal crosstalk caused by a source electrode driver multiplexing technology.
In order to solve the technical problems, the invention is realized as follows:
in a first aspect, an embodiment of the present invention provides a source driving circuit applied to a display panel, where the display panel includes subpixels of M colors and a plurality of data lines for inputting data signals to the subpixels, M is a positive integer greater than 1, and the plurality of data lines are sequentially arranged according to a first direction, and the source driving circuit includes:
n control lines and a plurality of multiplexer units, N being a positive integer greater than 1;
the multiplexer unit comprises N switches, wherein the control ends of the N switches are connected with the N control lines in a one-to-one correspondence manner, the input ends of the N switches are connected with the same data signal input line, and the output ends of the N switches are connected with the N data lines in a one-to-one correspondence manner;
the N switches are driven by the N control lines, so that the data signal input lines can be controlled to input data signals to the N data lines in a time sharing manner;
the N data lines comprise a first data line and a second data line, the first data line is electrically connected with a first sub-pixel, the second data line is electrically connected with a second sub-pixel, and the first sub-pixel and the second sub-pixel are of the same color;
the N control lines comprise a first control line and a second control line, the first control line and the second control line are used for respectively driving a switch electrically connected with the first data line and the second data line, the first control line and the second control line are adjacent, or X control lines are arranged between the first control line and the second control line at intervals, and X is smaller than or equal to M-2.
Optionally, the control ends of the N switches are respectively connected with the N control lines in a one-to-one correspondence manner through N control leads;
the control line extends along the first direction, the N switches are sequentially arranged along the first direction, the control lead extends along the second direction, and the second direction is intersected with the first direction.
Optionally, the difference between the overlapping number of at least two control leads controlling the same color sub-pixels and the control lines controlling different color sub-pixels is less than M.
Optionally, the overlapping number difference between two adjacent control leads and the control line for controlling the sub-pixels with different colors is 1 in at least two control leads for controlling the sub-pixels with the same color in the N control leads.
Optionally, the plurality of multiplexer units include: adjacent first and second multiplexer units;
the first multiplexer unit is connected to the first control line through a first control lead and to the second control line through a second control lead;
the second multiplexer unit is connected to the first control line through a third control lead and to the second control line through a fourth control lead;
the first control lead, the second control lead, the third control lead and the fourth control lead are sequentially arranged at intervals.
Optionally, the display panel includes 3 color sub-pixels, where N is equal to 3×n, and N is a positive integer greater than or equal to 2.
Optionally, the display panel includes a red sub-pixel, a green sub-pixel and a blue sub-pixel, and the data lines corresponding to the red sub-pixel, the green sub-pixel and the blue sub-pixel are sequentially arranged at intervals in a crossing manner.
Optionally, N is 12, the sub-pixels of each color correspond to four adjacent control lines, and each multiplexer unit is connected to the four control lines through four control leads respectively;
the four control lines comprise a first control line, a second control line, a third control line and a fourth control line which are sequentially arranged;
the four control leads comprise a first control lead, a second control lead, a third control lead and a fourth control lead which are sequentially arranged;
the connection mode of the four control wires and the four control leads comprises one of the following:
the first control line is connected with the first control lead, the second control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the third control line is connected with the fourth control lead;
the first control line is connected with the first control lead, the third control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the second control line is connected with the fourth control lead;
the second control line is connected with the first control lead, the first control line is connected with the second control lead, the third control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead;
the second control line is connected with the first control lead, the fourth control line is connected with the second control lead, the third control line is connected with the third control lead, and the first control line is connected with the fourth control lead;
the third control line is connected with the first control lead, the first control line is connected with the second control lead, the second control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead;
the third control line is connected with the first control lead, the fourth control line is connected with the second control lead, the second control line is connected with the third control lead, and the first control line is connected with the fourth control lead;
the fourth control line is connected with the first control lead, the second control line is connected with the second control lead, the first control line is connected with the third control lead, and the third control line is connected with the fourth control lead;
the fourth control line is connected with the first control lead, the third control line is connected with the second control lead, the first control line is connected with the third control lead, and the second control line is connected with the fourth control lead.
In a second aspect, an embodiment of the present invention provides a display device, including the source driving circuit according to the first aspect.
Optionally, the display device is an AMOLED display device.
In the embodiment of the invention, the difference of the interference degree of adjacent pixels is reduced by adjusting the overlapping times of at least two control lines for driving the sub-pixels with the same color and other control lines, so that the quality of a display picture is improved and poor display is reduced.
Drawings
Various other advantages and benefits will become apparent to those of ordinary skill in the art upon reading the following detailed description of the preferred embodiments. The drawings are only for purposes of illustrating the preferred embodiments and are not to be construed as limiting the invention. Also, like reference numerals are used to designate like parts throughout the figures. In the drawings:
fig. 1 is a schematic diagram of a source driving circuit in the related art;
fig. 2 is a schematic diagram of a source driving circuit according to a first embodiment of the invention;
fig. 3 is a schematic diagram of a source driving circuit according to a second embodiment of the invention;
fig. 4 is a schematic diagram of a source driving circuit according to a third embodiment of the present invention;
fig. 5 is a schematic structural diagram of a display device according to an embodiment of the invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are some, but not all embodiments of the invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
Referring to fig. 1, fig. 1 is a schematic diagram of a Source driving circuit in the related art, where the Source driving circuit includes a plurality of Multiplexer (MUX) units, and the MUX units perform driving of pixels in a 1:6 routing manner, that is, each Source driver is connected to 2 columns of pixels (6 columns of sub-pixels), and 1 Data signal is split into 6 Source signals through driving control of the MUX units.
As can be seen from fig. 1, the traces between the multiplexer cells overlap, creating parasitic capacitance. For a multiplexer unit (a circuit unit for splitting 1 Data signal into 6 Source signals), the colors of the sub-pixels corresponding to the control lines MUX [1] to MUX [6] are Red (Red), green (Green), blue (Blue), red, green and Blue, and the overlapping times of the wires of the control lines MUX [1] to MUX [6] and other control lines MUX are 5, 4, 3, 2, 1 and 0, respectively, it can be seen that the overlapping times of the control lines MUX of the same color in the same multiplexer unit are different by 3, and the interference degree received by the control lines MUX is also greatly different.
In order to solve the problem of poor display caused by crosstalk between signals due to a source driver multiplexing technology, an embodiment of the present invention provides a source driver circuit, which is applied to a display panel, wherein the display panel includes sub-pixels of M colors and a plurality of data lines for inputting data signals to the sub-pixels, M is a positive integer greater than 1, the plurality of data lines are sequentially arranged according to a first direction, and the source driver circuit includes:
n control lines and a plurality of multiplexer units, N being a positive integer greater than 1;
the multiplexer unit comprises N switches, wherein the control ends of the N switches are connected with the N control lines in a one-to-one correspondence manner, the input ends of the N switches are connected with the same data signal input line, and the output ends of the N switches are connected with the N data lines in a one-to-one correspondence manner;
the N switches are driven by the N control lines, so that the data signal input lines can be controlled to input data signals to the N data lines in a time sharing manner;
the N data lines comprise a first data line and a second data line, the first data line is electrically connected with a first sub-pixel, the second data line is electrically connected with a second sub-pixel, and the first sub-pixel and the second sub-pixel are of the same color;
the N control lines comprise a first control line and a second control line, the first control line and the second control line are used for respectively driving a switch electrically connected with the first data line and the second data line, the first control line and the second control line are adjacent, or X control lines are arranged between the first control line and the second control line at intervals, and X is smaller than or equal to M-2.
In the embodiment of the invention, the difference of the interference degree of adjacent pixels is reduced by adjusting the overlapping times of at least two control lines for driving the sub-pixels with the same color and other control lines, so that the quality of a display picture is improved and poor display is reduced.
In the embodiment of the invention, optionally, the control ends of the N switches are respectively connected with the N control lines in a one-to-one correspondence manner through N control leads; the control line extends along the first direction, the N switches are sequentially arranged along the first direction, the control lead extends along the second direction, and the second direction is intersected with the first direction.
In the embodiment of the present invention, the first direction may be a row direction, and the second direction may be a column direction. The row direction refers to the same direction as the pixel row direction of the display panel, and the column direction refers to the same direction as the pixel column direction of the display panel. The first direction and the second direction may be disposed vertically.
In the embodiment of the present invention, the switch may be a Thin Film Transistor (TFT), the control terminal is a gate, the input terminal is a source, and the output terminal is a drain.
In some embodiments of the present invention, optionally, the display panel includes 3 color sub-pixels, for example, a Red sub-pixel Red, a Green sub-pixel Green and a Blue sub-pixel Blue, where the data lines corresponding to the Red sub-pixel Red, the Green sub-pixel Green and the Blue sub-pixel Blue are sequentially arranged at intervals in a crossing manner, that is, may be sequentially arranged according to a Red, green, blue, red, green, blue … … manner.
Optionally, N is equal to 3×n, where N is a positive integer greater than or equal to 2. For example, N is 6, 12, 15, … …, etc.
The following examples are illustrative.
Example 1
Referring to fig. 2, an embodiment of the present invention provides a source driving circuit applied to a display panel, the display panel includes 3 color sub-pixels (Red, green and Blue sub-pixels) and a plurality of data lines for inputting data signals to the sub-pixels, the plurality of data lines are sequentially arranged in a row direction, the source driving circuit includes:
6 control lines 10 (MUX [1] to MUX [6 ]) and a plurality of multiplexer units 20;
wherein the 6 control lines 10 are sequentially arranged in the column direction;
the multiplexer units 20 are sequentially arranged in a row direction, each multiplexer unit 20 comprises 6 switches 21, the 6 switches 21 are sequentially arranged in the row direction, the control ends of the 6 switches 21 are connected with the 6 control lines 10 in a one-to-one correspondence manner, the input ends of the 6 switches 21 are connected with the same Data signal line Data (namely Data [ n ] or Data [ n+1] in the figure), and the output ends of the 6 switches 21 are connected with 6 Data lines Source in a one-to-one correspondence manner; for example, the output ends of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n ] are respectively connected with the 6 Data lines Source [6n ] to Source [6n+5] in a one-to-one correspondence manner, and the output ends of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n+1] are respectively connected with the 6 Data lines Source [6n+6] to Source [6n+511] in a one-to-one correspondence manner.
The 6 switches 21 are driven by the 6 control lines 10, so that the Data signal lines Data can be controlled to input Data signals to the 6 Data lines Source in a time-sharing manner;
of the 6 control lines 10, two control lines for driving the same color sub-pixels are adjacent.
For example, two control lines 10 (MUX [1] and MUX [4 ]) for input control of the data signal of the Red subpixel Red are adjacent.
Two control lines 10 (MUX [2] and MUX [5 ]) for input control of the data signal of the Green subpixel Green are adjacent.
Two control lines 10 (MUX [3] and MUX [6 ]) for input control of the data signal of the Blue subpixel Blue are adjacent.
In the embodiment of the invention, two control lines for driving the same-color sub-pixels are adjacently arranged, so that the difference of interference degrees of adjacent pixels (one pixel comprises one Red sub-pixel Red, one Green sub-pixel Green and one Blue sub-pixel Blue) is reduced, the quality of a display picture is improved, and the display defects are reduced.
In this embodiment, optionally, control ends of the N switches are connected to the N control lines in a one-to-one correspondence manner through N control leads respectively;
the control line extends along the first direction, the N switches are sequentially arranged along the first direction, the control lead extends along the second direction, and the second direction is intersected with the first direction.
In this embodiment, optionally, the difference between the overlapping number of at least two control leads of the N control leads for controlling the same color sub-pixels and the overlapping number of the control lines for controlling the sub-pixels with different colors is less than M.
In this embodiment, optionally, among at least two control leads controlling the same color sub-pixels in the N control leads, the difference between the overlapping number of the adjacent two control leads and the overlapping number of the control lines controlling the sub-pixels with different colors is 1.
Referring to fig. 2, in the embodiment shown in fig. 2, two control lines 10 (MUX [1] and MUX [4 ]) for input control of the data signal of the Red sub-pixel Red are adjacently arranged in the column direction, and the difference between the overlapping times of the corresponding control lines and other control lines is 1, which is less than 3 (i.e., M); two control lines (MUX 2 and MUX 5) for input control of data signals of Green sub-pixels Green are adjacently arranged in the column direction, and the difference between the overlapping times of the control leads corresponding to the two control lines and other control lines is 1 and less than 3; two control lines 10 (MUX [3] and MUX [6 ]) for input control of a data signal of a Blue sub-pixel Blue are disposed adjacently in a column direction, and a difference between overlapping times of the control lines corresponding to the two and other control lines is 1 and less than 3.
That is, in the above embodiment, the positions of the two control lines for driving the same color sub-pixels are adjusted so that the difference between the overlapping times of the control lines corresponding to the two control lines and the other control lines is less than 3, for example, the order of the control lines MUX of the position numbers 1 to 6 is changed from MUX [1] (Red), MUX [2] (Green), MUX [3] (Blue), MUX [4] (Red), MUX [5] (Green), MUX [6] (Blue) in the conventional scheme (fig. 1), MUX [1] (Red), MUX [4] (Red), MUX [2] (Green), MUX [5] (Green), MUX [3] (Blue), MUX [6] (Blue), and the switches corresponding to the control lines are unchanged compared with the conventional scheme, that is, the colors of the sub-pixels driven by the control lines are unchanged, only the control lines are adjusted, and the control lines for driving the same color sub-pixels are put together.
In the above embodiment, among the plurality of control lines for driving the same color sub-pixels, the difference in the number of overlapping times between the control lead corresponding to the adjacent two control lines and the other control lines is 1.
Of course, in other embodiments of the present invention, it is also possible to arrange at least two control lines for driving sub-pixels of a partial color (e.g. blue) adjacently in the second direction, for example, to change the order of the control lines MUX in fig. 2 to: MUX [1] (Red), MUX [2] (Green), MUX [4] (Red), MUX [5] (Green), MUX [3] (Blue), MUX [6] (Blue), in which case the difference between the number of overlapping times of control leads corresponding to MUX [1] (Red) and MUX [4] (Red), MUX [2] (Green) and MUX [5] (Green) and other control lines is 2, also less than 3, is superior to the existing scheme.
In some embodiments of the invention, optionally, the plurality of multiplexer units comprises: adjacent first and second multiplexer units;
the first multiplexer unit is connected to the first control line through a first control lead and to the second control line through a second control lead;
the second multiplexer unit is connected to the first control line through a third control lead and to the second control line through a fourth control lead;
the first control lead, the second control lead, the third control lead and the fourth control lead are sequentially arranged at intervals.
That is, among the two adjacent control lines, the control leads corresponding to the plurality of control lines for driving the same color sub-pixels are arranged in a symmetrical manner, which can further reduce the difference in the interference degree of the adjacent pixels.
The following examples are illustrative.
Example two
Referring to fig. 3, an embodiment of the present invention provides a source driving circuit applied to a display panel, the display panel includes 3 color sub-pixels (Red, green and Blue sub-pixels) and a plurality of data lines for inputting data signals to the sub-pixels, the plurality of data lines are sequentially arranged in a row direction, the source driving circuit includes:
6 control lines (MUX [1] and MUX [4 ]) 10 and a plurality of multiplexer units 20;
wherein the 6 control lines 10 are sequentially arranged in the column direction;
the multiplexer units 20 are sequentially arranged in a row direction, each multiplexer unit 20 comprises 6 switches 21, the 6 switches 21 are sequentially arranged in a row, control ends of the 6 switches 21 are connected with the 6 control lines 10 in a one-to-one correspondence manner, input ends of the 6 switches 21 are connected with the same Data signal line Data (namely, data [ n ] or Data [ n+1] or Data [ n+2] or Data [ n+3] in the figure), and output ends of the 6 switches 21 are connected with 6 Data lines Source in a one-to-one correspondence manner; for example, the output ends of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n ] are respectively connected with the 6 Data lines Source [6n ] to Source [6n+5] in a one-to-one correspondence manner, and the output ends of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n+1] are respectively connected with the 6 Data lines Source [6n+6] to Source [6n+511] in a one-to-one correspondence manner.
The 6 switches 21 are driven by the 6 control lines 10, so that the Data signal lines Data can be controlled to input Data signals to the 6 Data lines Source in a time-sharing manner;
of the 6 control lines 10, two control lines 10 (MUX [1] and MUX [4 ]) for input control of the data signal of the Red sub-pixel Red are adjacent, and the difference between the corresponding control lines and the other control lines 10 is 1 and less than 3. Two control lines 10 (MUX [2] and MUX [5 ]) for input control of data signals of Green sub-pixels Green are adjacent, and the difference in the number of overlapping times of the corresponding control lines with other control lines 10 is 1, less than 3. Two control lines 10 (MUX [3] and MUX [6 ]) for input control of a data signal of the Blue sub-pixel Blue are adjacent, and the difference between the number of overlapping times of the corresponding control line and the other control line 10 is 1, less than 3.
In the adjacent two multiplexer units 20, the control leads corresponding to the 4 control lines 10 for driving the same color sub-pixels are arranged in a symmetrical manner. That is, among four control leads sequentially arranged for driving subpixels of the same color, a first control lead is connected to the first control line 10, a second control lead is connected to the second control line 10, a third control lead is connected to the second control line 10, and a fourth control lead is connected to the second control line 10.
For example, referring to fig. 3, in the two multiplexer units 20 near the control line 10, 4 control leads corresponding to 2 control lines 10 for input control of the data signal of the Red sub-pixel Red are symmetrically arranged, 4 control leads corresponding to 2 control lines 10 for input control of the data signal of the Green sub-pixel Green are symmetrically arranged, and 4 control leads corresponding to 2 control lines 10 for input control of the data signal of the blue sub-pixel Green are symmetrically arranged, so that the spatial frequency of Mux signal interference in the lateral space of the display image is further reduced in the column direction.
In some embodiments of the present invention, N may be optionally 12, that is, the source driving circuit includes: 12 control lines; the 12 control lines are sequentially arranged in a second direction; each multiplexer unit comprises 12 switches, the 12 switches are sequentially arranged in a first direction, the control ends of the 12 switches are connected with the 12 control lines in one-to-one correspondence, the input ends of the 12 switches are connected with the same data signal line, and the output ends of the 12 switches are connected with the 12 data lines in one-to-one correspondence.
If the scheme in the prior art is adopted, when N is equal to 12, the overlapping frequency difference of the control lead corresponding to the control line driving the sub-pixels with the same color and other control lines in the same multiplexer unit is 3; the overlapping times difference of the control lead corresponding to the control lines driving the same color sub-pixels and other control lines at the joint positions between the adjacent multiplexer units is 11, and the difference is large.
In the embodiment of the invention, a plurality of control lines for driving the same color can be placed together to reduce the overlapping frequency difference of the control leads corresponding to the control lines for driving the sub-pixels with the same color in the same multiplexer unit and between the adjacent multiplexer units and other control lines.
In the following, the arrangement of the position numbers of the control leads corresponding to the 4 control lines for driving the same color sub-pixels when N is equal to 12 will be described with reference to table 1, in which only all possible combinations (24 combinations) of the position numbers of the control leads corresponding to the control lines for driving a certain color are considered:
TABLE 1
Figure BDA0003380084470000111
The arrangement of the arrangement numbers 2, 4, 7, 12, 13, 18, 21 and 23 can minimize the overlapping frequency of the control leads corresponding to the control lines for driving the sub-pixels with the same color in the pixels of the adjacent columns by 2 times.
Namely, N is 12, each color sub-pixel corresponds to four adjacent control lines, and each multiplexer unit is connected with the four control lines through four control leads respectively;
the four control lines comprise a first control line, a second control line, a third control line and a fourth control line which are sequentially arranged;
the four control leads comprise a first control lead, a second control lead, a third control lead and a fourth control lead which are sequentially arranged;
the connection mode of the four control wires and the four control leads comprises one of the following:
the first control line is connected with the first control lead, the second control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the third control line is connected with the fourth control lead; i.e. 1, 2, 4, 3;
the first control line is connected with the first control lead, the third control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the second control line is connected with the fourth control lead; i.e. 1, 3, 4, 2;
the second control line is connected with the first control lead, the first control line is connected with the second control lead, the third control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead; namely 2, 1, 3, 4;
the second control line is connected with the first control lead, the fourth control line is connected with the second control lead, the third control line is connected with the third control lead, and the first control line is connected with the fourth control lead; namely 2, 4, 3, 1;
the third control line is connected with the first control lead, the first control line is connected with the second control lead, the second control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead; namely 3, 1, 2, 4;
the third control line is connected with the first control lead, the fourth control line is connected with the second control lead, the second control line is connected with the third control lead, and the first control line is connected with the fourth control lead; namely 3, 4, 2, 1;
the fourth control line is connected with the first control lead, the second control line is connected with the second control lead, the first control line is connected with the third control lead, and the third control line is connected with the fourth control lead; namely 4, 2, 1, 3;
the fourth control line is connected with the first control lead, the third control line is connected with the second control lead, the first control line is connected with the third control lead, and the second control line is connected with the fourth control lead, namely 4, 3, 1 and 2.
The position serial numbers of the control leads represent the number of the control leads which are used for driving the 4 control lines of the first color and are respectively connected with the adjacent control leads;
the first color is any one color of the pixels.
Taking the arrangement 2 in table 1 as an example, the specific routing manner obtained is shown in fig. 4.
Example III
Referring to fig. 4, an embodiment of the present invention provides a source driving circuit applied to a display panel including sub-pixels (Red, green, and Blue sub-pixels) of 3 colors and a plurality of data lines for inputting data signals to the sub-pixels, the plurality of data lines being sequentially arranged in a row direction, the source driving circuit including:
12 control lines (MUXs) 10 and a plurality of multiplexer units 20;
wherein the 12 control lines 10 are sequentially arranged along the column direction;
the multiple multiplexer units 20 are sequentially arranged in a row direction, each multiplexer unit 20 comprises 12 switches 21, the 12 switches 21 are sequentially arranged in rows, control ends of the 12 switches 21 are connected with the 12 control lines 10 in a one-to-one correspondence manner, input ends of the 12 switches 21 are connected with the same Data signal line Data, and output ends of the 12 switches 21 are connected with 12 Data line sources in a one-to-one correspondence manner; for example, the output ends of the 12 switches 21 of the multiplexer unit 20 corresponding to Data [ n ] are respectively connected with 12 Data lines Source [6n ] to Source [6n+11] in a one-to-one correspondence manner, and the output ends of the 6 switches 21 of the multiplexer unit 20 corresponding to Data [ n+1] are respectively connected with 6 Data lines Source [6n+12] to Source [6n+23] in a one-to-one correspondence manner.
The 12 switches 21 are driven by the 12 control lines 10, so that the Data signal lines Data can be controlled to input Data signals to the 12 Data lines Source in a time-sharing manner;
of the 12 control lines 10, 4 control lines 10 for input control of data signals of subpixels of the same color are adjacent.
Among the 4 control lines 10 for input control of data signals of sub-pixels of the same color, a first control line is connected with a first control lead, a second control line is connected with a second control lead, a third control line is connected with a fourth control lead, and the fourth control line is connected with a third control lead; i.e. 1, 2, 3, 4.
The embodiment of the invention also provides a display device which comprises the source electrode driving circuit in any embodiment.
Optionally, the display device is an AMOLED display device.
Referring to fig. 5, fig. 5 is a schematic structural diagram of a display device according to an embodiment of the invention, the display device includes: the display panel 100 and the source driving circuit 200 for driving the display panel, the display panel 100 includes sub-pixels of 3 colors (red sub-pixel (R), green sub-pixel (G), and blue sub-pixel (B)) and a plurality of data lines 101 for inputting data signals to the sub-pixels.
The structure of the source driving circuit 200 is described in the above embodiments, and will not be described in detail.
The embodiments of the present invention have been described above with reference to the accompanying drawings, but the present invention is not limited to the above-described embodiments, which are merely illustrative and not restrictive, and many forms may be made by those having ordinary skill in the art without departing from the spirit of the present invention and the scope of the claims, which are to be protected by the present invention.

Claims (8)

1. The utility model provides a source drive circuit, is applied to the display panel, the display panel includes the subpixel of M colours and is used for to the many data lines of subpixel input data signal, M is greater than 1's positive integer, many data lines are arranged in proper order according to first direction, its characterized in that, source drive circuit includes:
n control lines and a plurality of multiplexer units, N being a positive integer greater than 1;
the multiplexer unit comprises N switches, wherein the control ends of the N switches are connected with the N control lines in a one-to-one correspondence manner, the input ends of the N switches are connected with the same data signal input line, and the output ends of the N switches are connected with the N data lines in a one-to-one correspondence manner;
the N switches are driven by the N control lines, so that the data signal input lines can be controlled to input data signals to the N data lines in a time sharing manner;
the N data lines comprise a first data line and a second data line, the first data line is electrically connected with a first sub-pixel, the second data line is electrically connected with a second sub-pixel, and the first sub-pixel and the second sub-pixel are of the same color;
the N control lines comprise a first control line and a second control line, the first control line and the second control line are used for respectively driving a switch electrically connected with the first data line and the second data line, the first control line and the second control line are adjacent, or X control lines are arranged between the first control line and the second control line at intervals, and X is smaller than or equal to M-2;
the control ends of the N switches are respectively connected with the N control lines in a one-to-one correspondence manner through N control leads;
the control wire extends along the first direction, the N switches are sequentially arranged along the first direction, the control wire extends along a second direction, and the second direction intersects with the first direction;
at least two control leads of the N control leads for controlling the same color sub-pixels are overlapped with control lines for controlling different colors sub-pixels, and the difference between the overlapping number of the control leads and the overlapping number of the control lines for controlling the different colors sub-pixels is smaller than M.
2. The source driver circuit of claim 1, wherein the source driver circuit comprises a source driver circuit,
and the overlapping quantity difference between two adjacent control leads and the control lines for controlling the sub-pixels with different colors is 1 in at least two control leads for controlling the sub-pixels with the same color in the N control leads.
3. The source driver circuit of claim 1, wherein the source driver circuit comprises a source driver circuit,
the plurality of multiplexer units includes: adjacent first and second multiplexer units;
the first multiplexer unit is connected to the first control line through a first control lead and to the second control line through a second control lead;
the second multiplexer unit is connected to the first control line through a third control lead and to the second control line through a fourth control lead;
the first control lead, the second control lead, the third control lead and the fourth control lead are sequentially arranged at intervals.
4. The source driver circuit of claim 1, wherein the display panel comprises 3 color sub-pixels, N is equal to 3 x N, N is a positive integer greater than or equal to 2.
5. The source driver circuit according to claim 4, wherein the display panel includes red, green and blue sub-pixels, and the data lines corresponding to the red, green and blue sub-pixels are sequentially arranged at intersecting intervals.
6. The source driver circuit of claim 4, wherein the source driver circuit comprises a source driver circuit,
n is 12, each color sub-pixel corresponds to four adjacent control lines, and each multiplexer unit is connected with the four control lines through four control leads respectively;
the four control lines comprise a first control line, a second control line, a third control line and a fourth control line which are sequentially arranged;
the four control leads comprise a first control lead, a second control lead, a third control lead and a fourth control lead which are sequentially arranged;
the connection mode of the four control wires and the four control leads comprises one of the following:
the first control line is connected with the first control lead, the second control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the third control line is connected with the fourth control lead;
the first control line is connected with the first control lead, the third control line is connected with the second control lead, the fourth control line is connected with the third control lead, and the second control line is connected with the fourth control lead;
the second control line is connected with the first control lead, the first control line is connected with the second control lead, the third control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead;
the second control line is connected with the first control lead, the fourth control line is connected with the second control lead, the third control line is connected with the third control lead, and the first control line is connected with the fourth control lead;
the third control line is connected with the first control lead, the first control line is connected with the second control lead, the second control line is connected with the third control lead, and the fourth control line is connected with the fourth control lead;
the third control line is connected with the first control lead, the fourth control line is connected with the second control lead, the second control line is connected with the third control lead, and the first control line is connected with the fourth control lead;
the fourth control line is connected with the first control lead, the second control line is connected with the second control lead, the first control line is connected with the third control lead, and the third control line is connected with the fourth control lead;
the fourth control line is connected with the first control lead, the third control line is connected with the second control lead, the first control line is connected with the third control lead, and the second control line is connected with the fourth control lead.
7. A display device comprising the source driver circuit according to any one of claims 1 to 6.
8. The display device of claim 7, wherein the display device is an AMOLED display device.
CN202111430692.XA 2021-11-29 2021-11-29 Source electrode driving circuit and display device Active CN114120925B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111430692.XA CN114120925B (en) 2021-11-29 2021-11-29 Source electrode driving circuit and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111430692.XA CN114120925B (en) 2021-11-29 2021-11-29 Source electrode driving circuit and display device

Publications (2)

Publication Number Publication Date
CN114120925A CN114120925A (en) 2022-03-01
CN114120925B true CN114120925B (en) 2023-04-21

Family

ID=80371075

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111430692.XA Active CN114120925B (en) 2021-11-29 2021-11-29 Source electrode driving circuit and display device

Country Status (1)

Country Link
CN (1) CN114120925B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115662331A (en) * 2022-10-27 2023-01-31 京东方科技集团股份有限公司 Display substrate, driving method thereof and display device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107924660A (en) * 2015-08-07 2018-04-17 伊格尼斯创新公司 The system and method that pixel alignment is carried out based on improved reference value

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105810143B (en) * 2014-12-29 2018-09-28 昆山工研院新型平板显示技术中心有限公司 A kind of data drive circuit and its driving method and organic light emitting display
CN104751766B (en) * 2015-04-08 2017-08-29 京东方科技集团股份有限公司 A kind of display panel, its driving method and display device
CN107942556B (en) * 2018-01-05 2020-07-03 鄂尔多斯市源盛光电有限责任公司 Array substrate, liquid crystal display panel and driving method thereof
CN109637414B (en) * 2018-12-28 2022-07-22 厦门天马微电子有限公司 Display panel driving circuit, driving method thereof and display device
CN111613183B (en) * 2020-05-28 2022-02-18 昆山国显光电有限公司 Display panel, driving method of display panel and display device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107924660A (en) * 2015-08-07 2018-04-17 伊格尼斯创新公司 The system and method that pixel alignment is carried out based on improved reference value

Also Published As

Publication number Publication date
CN114120925A (en) 2022-03-01

Similar Documents

Publication Publication Date Title
CN105719606B (en) Selection circuit and the display device with selection circuit
CN109671405B (en) Array substrate, display panel and driving method thereof
KR101442713B1 (en) Dual-gate driving transversely-arranged pixel structure and display panel
US10629109B2 (en) Array substrate, display panel and method of driving display panel
CN111292665B (en) Pixel circuit, control method thereof and display device
US10013105B2 (en) Touch display device
CN106406612A (en) Array substrate, display panel containing the same and display device
CN106932979A (en) Array base palte and the display device including it
JP6208886B2 (en) Alignment substrate and liquid crystal display panel
KR20160017674A (en) Display apparatus
CN105158997A (en) Thin film transistor array substrate
US10510306B2 (en) Display panel and display apparatus having the same
US10438548B2 (en) Driver circuit structure for RGBW display panel including data lines each of which controls sub-pixels of the same color during a time that a group of scan lines are turned on
CN109872697B (en) Array substrate, display panel and display device
US10304397B2 (en) Display device
CN105093731A (en) Display device and method for driving the same
US7990497B2 (en) Active matrix type display device with different distances from pixel electrodes and gate lines
US10255836B2 (en) AMOLED display device and driving method thereof
CN111477142A (en) Full-screen display structure and driving method thereof
US11893952B2 (en) Simplifying substrate for display panel with waveguide display region and driving of two display regions by one driving system
CN211980162U (en) Comprehensive screen display structure
CN106710502A (en) Display panel and multiplexing drive circuit for driving display panel
CN114120925B (en) Source electrode driving circuit and display device
US20230040448A1 (en) Display substrate and display apparatus
CN212084636U (en) Demux display screen structure

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant