CN113886157A - Server hard disk backboard power supply test system - Google Patents

Server hard disk backboard power supply test system Download PDF

Info

Publication number
CN113886157A
CN113886157A CN202111065396.4A CN202111065396A CN113886157A CN 113886157 A CN113886157 A CN 113886157A CN 202111065396 A CN202111065396 A CN 202111065396A CN 113886157 A CN113886157 A CN 113886157A
Authority
CN
China
Prior art keywords
test
controller
hard disk
power supply
control board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN202111065396.4A
Other languages
Chinese (zh)
Inventor
逯宗堂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inspur Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN202111065396.4A priority Critical patent/CN113886157A/en
Publication of CN113886157A publication Critical patent/CN113886157A/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273—Test methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2284—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by power-on test, e.g. power-on self test [POST]

Abstract

The invention provides a power supply test system for a server hard disk backboard, which comprises a plurality of first connectors, a plurality of test boards and a control board, wherein: the input ends of the first connectors are connected with the hard disk power supply interfaces on the hard disk backboard in a one-to-one corresponding mode, the output ends of the first connectors are connected with the test boards in a one-to-one corresponding mode, and the first connectors are configured to conduct the hard disk power supply interfaces with the test boards; a plurality of test boards are connected to the control board, each test board including: and the first controller is connected with the control board and is configured to receive the test signal of the control board and test the hard disk power supply interface according to the test signal. By the technical scheme, the power supply test can be performed on the hard disk interfaces on the hard disk backboard of the server one by one and in batches, the convenience and the rapidness are realized, the tested hard disk interfaces are controllable, the scale is controllable, and the test system can be transversely stacked and expanded.

Description

Server hard disk backboard power supply test system
Technical Field
The invention belongs to the field of hardware testing, and particularly relates to a power supply testing system for a hard disk backboard of a server.
Background
Hard disk backplanes have been widely used in servers, and due to different customer requirements and product definitions, the number of hard disk backplanes supported is different, such as 2 disks, 4 disks, 8 disks, 12 disks, 24 disks, and so on. And the supported types are also various, such as SATA/SAS/NVME/E1.S/E3.S and other various hard disks. The power supply test of the hard disk backplane has many challenges, how to simulate a plurality of hard disks to work simultaneously, how to simulate the maximum loading condition of the hard disk backplane, how to test the conditions of all the hard disks by using one set of system, and the practice of each company is different. The test system is usually formed by a power load instrument and an oscilloscope, test points can only be arranged beside a hard disk connector, the voltage state on a hard disk cannot be tested, the precision is insufficient, the test is carried out on each hard disk interface on a hard disk backboard independently, the power supply of 1 hard disk interface can only be measured simultaneously, a plurality of or all hard disk power supply interfaces cannot be measured simultaneously, the state of a power supply of each hard disk under the worst load condition cannot be simulated, and when too many hard disks are used for testing, the load instrument cannot simulate the condition of the hard disk. Or to purchase higher specification load devices. Therefore, the power stability of the whole back plate cannot be obtained and cannot be verified.
Therefore, a more convenient and efficient hard disk test system is needed to solve the single test alternative in the existing test system.
Disclosure of Invention
In order to solve the above problems, the present invention provides a power supply testing system for a hard disk backplane of a server, comprising a plurality of first connectors, a plurality of testing boards and a control board, wherein:
the input ends of the first connectors are connected with the hard disk power supply interfaces on the hard disk backboard in a one-to-one corresponding manner, the output ends of the first connectors are connected with the test boards in a one-to-one corresponding manner, and the first connectors are configured to conduct the hard disk power supply interfaces and the test boards;
the plurality of test boards are connected with the control board, and each test board comprises:
the first controller is connected with the control board and is configured to receive a test signal of the control board and test the hard disk power supply interface according to the test signal.
In some embodiments of the invention, each test plate further comprises:
the detection ends of the detection circuits are connected with the connection circuits on the first connector correspondingly connected with the test board, the control ends of the detection circuits are respectively connected with the pins on the first controller in a one-to-one correspondence manner, and the detection circuits are configured to control the conduction of the corresponding detection circuits according to the potential changes of the pins on the first controller.
In some embodiments of the invention, the detection circuit comprises:
the grid electrode of the MOS tube is connected with a corresponding pin on a first controller correspondingly connected with the detection circuit, the source electrode of the MOS tube is connected with a connecting circuit connected with the detection circuit on the first connector after passing through a load resistor, the drain electrode of the MOS tube is grounded, and the MOS tube is configured and used for controlling the potential change of the pin of the first controller connected with the detection circuit through the grid electrode to be grounded.
In some embodiments of the invention, the detection circuit further comprises:
one end of the adjustable resistor is connected with the grid electrode of the MOS tube, the other opposite end of the adjustable resistor is connected with the pin of the first controller correspondingly connected with the detection circuit, and the adjustable resistor is configured to set different excitation voltages according to different MOS tubes.
In some embodiments of the invention, the control board comprises a second connector and a second controller:
the plurality of input ends of the second connector are connected with the second controller, the plurality of output ends of the second connector are respectively connected with the plurality of test boards in a one-to-one correspondence manner, and the second connector is configured to send the instructions on the second controller to the plurality of test boards respectively.
In some embodiments of the present invention, the method further comprises a circuit waveform detection device connected to the plurality of test circuits on the plurality of test boards and configured to detect and display current information of the plurality of test circuits on the plurality of test boards;
in some embodiments of the invention, the circuit waveform detection device is connected to the second controller and configured to send waveform data of the circuit detected by the waveform detection device to the second controller.
In some embodiments of the invention, the control board further comprises:
a network module connected to the second controller and configured to communicate with the second controller.
In some embodiments of the invention, the network module comprises:
and the PHY conversion module is connected with the second controller and is configured to encapsulate the data from the second controller into network data for sending out, and analyze the data from the network and send the network data to the second controller.
In some embodiments of the present invention, the first controller is a CPLD and the second controller is a BMC.
According to the power supply test system for the hard disk backboard of the server, the hard disk interfaces on the hard disk backboard are correspondingly connected with the test board through the first connectors and are gathered on the control board, power supply tests can be performed on the hard disk interfaces on the hard disk backboard of the server one by one and in batches according to test instructions on the control board, convenience and rapidness are achieved, the tested hard disk interfaces are controllable, the scale is controllable, and the test system can be horizontally stacked and expanded.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a system structure diagram of an embodiment of a power supply testing system for a hard disk backplane of a server according to the present invention;
FIG. 2 is a partial relationship structure diagram of a power supply testing system for a hard disk backplane of a server according to the present invention;
fig. 3 is a partial relationship structure diagram of a server hard disk backplane power supply test system provided by the invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention are described in further detail with reference to the accompanying drawings.
It should be noted that all expressions using "first" and "second" in the embodiments of the present invention are used for distinguishing two entities with the same name but different names or different parameters, and it should be noted that "first" and "second" are merely for convenience of description and should not be construed as limitations of the embodiments of the present invention, and they are not described in any more detail in the following embodiments.
Based on the above purpose, an embodiment of the present invention provides a system for testing a power supply of a backplane of a hard disk of a server, as shown in fig. 1, including a plurality of first connectors 1, a plurality of test boards 2, and a control board 3, wherein:
the input ends of the first connectors 1 are connected with the hard disk power supply interfaces on the hard disk backboard 11 in a one-to-one correspondence manner, the output ends of the first connectors 1 are connected with the test boards 2 in a one-to-one correspondence manner, and the first connectors 11 are configured to conduct the hard disk power supply interfaces and the test boards 2;
the plurality of test boards 2 are connected with the control board 3, and each test board 2 comprises:
the first controller 5 is connected with the control board 3, and is configured to receive a test signal of the control board 3 and test a plurality of interfaces for supplying power to the hard disk according to the test signal.
As shown in fig. 1 and fig. 2, in the embodiment, the system for testing a power supply of a hard disk backplane of a server provided by the invention mainly includes a plurality of first connectors 1, a plurality of test boards 2, and a control board 3. The first connector 1 is formulated according to the type of the hard disk power supply interface on the hard disk backboard 11, different hard disks have different types of hard disk interfaces, and the power supply interfaces are different, for example, the SATA type hard disk interface and the m.2 hard disk interface are almost completely different, so the first connector 1 has different types. The other end of the first connector 1 is connected to the test board, in this embodiment, the first connectors 1 are connected to the test board 2 in a one-to-one correspondence, that is, one first connector 1 is connected to one test board 2.
It should be noted that, in the embodiment of the present invention, when the first connector 1 is connected to the hard disk interface on the hard disk backplane, it is only connected to the gold finger related to the hard disk power supply.
A plurality of test boards 2 pass through I2The data line C is connected to the main control board 3 in parallel, and the main control board 3 can send corresponding instructions according to the strategy of the hard disk power supply test, namely, the test of one test board by a plurality of test boards is controlled, or the test is started in batch or all at the same time.
In some embodiments of the invention, each test plate further comprises:
the detection ends of the detection circuits are connected with the connection circuits on the first connector correspondingly connected with the test board, the control ends of the detection circuits are respectively connected with the pins on the first controller in a one-to-one correspondence manner, and the detection circuits are configured to control the conduction of the corresponding detection circuits according to the potential changes of the pins on the first controller.
In the present embodiment, as shown in fig. 2, each test board 2 includes a plurality of detection circuits 13, and one end of each detection circuit 13 is connected to the first connector 1, specifically, to the power supply line in the first connector 11. The other end is connected to a corresponding pin of a first controller 5 in the test board 2. In the embodiment of the present invention, the first controller 5 is a CPLD, that is, a plurality of detection circuits in the test board 2 are connected to corresponding pins of the CPLD. The on operation of the detection circuit 13 is controlled by the potential change of the pin in the CPLD.
In some embodiments of the invention, the detection circuit comprises:
the grid electrode of the MOS tube is connected with a corresponding pin on a first controller correspondingly connected with the detection circuit, the source electrode of the MOS tube is connected with a connecting circuit on the first connector and connected with the detection circuit after passing through a load resistor, the drain electrode of the MOS tube is grounded, and the MOS tube is configured and used for controlling the potential change of the pin of the first controller connected with the detection circuit through the grid electrode to be grounded.
In the present embodiment, as shown in fig. 2, each of the plurality of detection circuits 13 in the test board 2 includes one MOS transistor 6. The gate of the MOS transistor 6 is connected to a corresponding pin in the CPLD to which the test circuit 13 is connected, the source of the MOS transistor 6 is connected to a certain power supply circuit on the first connector to which the detection circuit 13 is connected, and the drain of the MOS transistor 6 is grounded. When the level of the corresponding pin on the CPLD5 to which the detection circuit 13 is connected becomes high level, the MOS transistor 6 is turned on, the source and the drain of the MOS transistor 6 become on state, and further, a power supply circuit on the first connector is grounded, which means that the power supply circuit is connected to the hard disk and the hard disk is in a working state.
In some embodiments of the invention, the detection circuit further comprises:
one end of the adjustable resistor is connected with the grid electrode of the MOS tube, the other opposite end of the adjustable resistor is connected with the pin of the first controller correspondingly connected with the detection circuit, and the adjustable resistor is configured to set different excitation voltages according to different MOS tubes.
In this embodiment, in the detection circuit 13, an adjustable resistor is further disposed between the MOS transistor and the pin of the first controller CPLD5, and different resistance values are set according to different excitation voltages of the MOS transistor, so that a situation that excitation of the MOS transistor is unstable when the selection of the MOS transistor is different due to different supply voltages of the hard disk can be solved. For example, in the hard disk power supply, there are 12V power supplies and 5V power supplies.
In some embodiments of the invention, the control board comprises a second connector and a second controller:
the plurality of input ends of the second connector are connected with the second controller, the plurality of output ends of the second connector are respectively connected with the plurality of test boards in a one-to-one correspondence manner, and the second connector is configured to send the instructions on the second controller to the plurality of test boards respectively.
As shown in fig. 2 and 3, in the present embodiment, the control board 3 includes a second connector 8 and a second controller 10, the second connector 8 is a connection interface for connecting a plurality of test boards 2, and the second connector 8 is connected via I2C are connected to a plurality of test boards 2, each test board 2 passing through two I, as shown in FIG. 22C data line is connected to the second connector 8, as shown in FIG. 3, the second connector 8 and the second controller 3 are also connected through a plurality of sets I2And C, data line connection for establishing data connection between the plurality of test boards 2 and the second controller. The second controller 10 is a BMC used in the present invention. The BMC is used as a main controller for hard disk power supply testing, and can send a testing instruction to a plurality of CPLDs in a plurality of test boards 2 through I2C, wherein the instruction comprises testing one hard disk, testing a plurality of hard disks simultaneously and testing one or more power supply lines in one hard disk.
In some embodiments of the present invention, the method further comprises a circuit waveform detection device connected to the plurality of test circuits on the plurality of test boards and configured to detect and display current information of the plurality of test circuits on the plurality of test boards.
In the present embodiment, as shown in fig. 1 and 2, the circuit waveform detection device 14 in the present embodiment is a four-input oscilloscope 14. The probe of the oscilloscope 14 is connected to the corresponding hard disk power supply circuit on each first connector 1, that is, the first connector switches the power supply gold finger on the hard disk power supply interface out for facilitating the connection of other devices or circuits.
In some embodiments of the invention, the circuit waveform detection device is connected to the second controller and configured to send the waveform data of the circuit detected by the waveform detection device to the second controller.
In this embodiment, the circuit waveform detection device 14, i.e. the oscilloscope, is further connected to a second controller (BMC)10 on the control board, and is configured to send the collected voltage and current of the corresponding hard disk power supply to the BMC after displaying when the controller issues a corresponding detection instruction. Specifically, for example, when the second controller BMC 10 sends a test result to a plurality of test boards to test a certain circuit in a hard disk power supply circuit, the BMC collects the test result of one power supply circuit in a plurality of power supply circuits in a plurality of hard disk interfaces (more than one power supply circuit on each power supply interface of each hard disk).
In some embodiments of the invention, the control board further comprises:
a network module connected to the second controller and configured to communicate with the second controller.
As shown in fig. 3, the control board 3 is further provided with a network module 9, the network module 9 is connected with a second controller 10(BMC), and the second controller (BMC)10 can communicate with a computer terminal through the network module 9, that is, when the system provided by the present invention is used, an operator accesses the control board 3 to a local area network where the computer is located or directly connects with the PC. Corresponding matched test software is opened to communicate with the control board 3, so that the control board 3 can test the power supply of a plurality of test boards connected with the control board 3 and a plurality of hard disk power supply interfaces tested by the test boards.
In some embodiments of the invention, the network module comprises:
and the PHY conversion module is connected with the second controller and is configured to encapsulate the data from the second controller into network data for sending out, and analyze the data from the network and send the data to the second controller.
In this embodiment, the network module 9 specifically includes a PHY conversion module, which is configured to encapsulate data in the BMC into network data and send the network data to a corresponding test software terminal on the PC. The network module 9 also includes an RJ45 interface for connecting to a network.
In some embodiments of the present invention, the network module 9 is a wireless network card, specifically a USB type wireless network card, and can use a wireless network to communicate with the test software on the PC through a USB interface connected to the second controller (BMC) 10.
In addition, in some embodiments of the present invention, the server hard disk backplane power supply test system provided by the present invention can use two or more power supplies for power supply test in parallel, and can effectively solve the conflict that different server specifications support hard disk backplanes with different hard disk numbers and the test number supported by a single test system is limited.
Specifically, a test software on an operator PC issues a detection instruction to a plurality of test systems via a network, so that a control board 3 of a plurality of server hard disk backplane power supply test systems connected to a hard disk backplane of the same server at the same time initiates a test instruction to a test board 2 at a predetermined time, and the plurality of server hard disk backplane power supply test systems can test the number of hard disk interfaces beyond the number of test hard disks of the server hard disk backplane power supply test systems.
In some embodiments of the present invention, the first controller is a CPLD and the second controller is a BMC.
The power supply test system for the server hard disk backboard provided by the invention is provided. The hard disk interfaces on the hard disk backboard are connected with the test board in a one-to-one correspondence mode through the first connectors respectively and are collected to the control board, power supply tests can be carried out on the hard disk interfaces on the hard disk backboard of the server one by one and power supply tests can be carried out in batches according to test instructions on the control board, convenience and rapidness are achieved, the tested hard disk interfaces are controllable, the scale is controllable, and the test system can be transversely stacked and expanded.
The foregoing is an exemplary embodiment of the present disclosure, but it should be noted that various changes and modifications could be made herein without departing from the scope of the present disclosure as defined by the appended claims. The functions, steps and/or actions of the method claims in accordance with the disclosed embodiments described herein need not be performed in any particular order. Furthermore, although elements of the disclosed embodiments of the invention may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
It should be understood that, as used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly supports the exception. It should also be understood that "and/or" as used herein is meant to include any and all possible combinations of one or more of the associated listed items.
The numbers of the embodiments disclosed in the embodiments of the present invention are merely for description, and do not represent the merits of the embodiments.
It will be understood by those skilled in the art that all or part of the steps for implementing the above embodiments may be implemented by hardware, or may be implemented by a program instructing relevant hardware, and the program may be stored in a computer-readable storage medium, and the above-mentioned storage medium may be a read-only memory, a magnetic disk or an optical disk, etc.
Those of ordinary skill in the art will understand that: the discussion of any embodiment above is meant to be exemplary only, and is not intended to intimate that the scope of the disclosure, including the claims, of embodiments of the invention is limited to these examples; within the idea of an embodiment of the invention, also technical features in the above embodiment or in different embodiments may be combined and there are many other variations of the different aspects of the embodiments of the invention as described above, which are not provided in detail for the sake of brevity. Therefore, any omissions, modifications, substitutions, improvements, and the like that may be made without departing from the spirit and principles of the embodiments of the present invention are intended to be included within the scope of the embodiments of the present invention.

Claims (10)

1. The utility model provides a server hard disk backplate power test system which characterized in that, includes a plurality of first connectors, a plurality of test panel and control panel, wherein:
the input ends of the first connectors are connected with the hard disk power supply interfaces on the hard disk backboard in a one-to-one corresponding manner, the output ends of the first connectors are connected with the test boards in a one-to-one corresponding manner, and the first connectors are configured to conduct the hard disk power supply interfaces and the test boards;
the plurality of test boards are connected with the control board, and each test board comprises:
the first controller is connected with the control board and is configured to receive a test signal of the control board and test the hard disk power supply interface according to the test signal.
2. The system of claim 1, wherein each of said test plates further comprises:
the detection ends of the detection circuits are connected with the connection circuits on the first connector correspondingly connected with the test board, the control ends of the detection circuits are respectively connected with the pins on the first controller in a one-to-one correspondence manner, and the detection circuits are configured to control the conduction of the corresponding detection circuits according to the potential changes of the pins on the first controller.
3. The system of claim 2, wherein the detection circuit comprises:
the grid electrode of the MOS tube is connected with a corresponding pin on a first controller correspondingly connected with the detection circuit, the source electrode of the MOS tube is connected with a connecting circuit on the first connector and connected with the detection circuit after passing through a load resistor, the drain electrode of the MOS tube is grounded, and the MOS tube is configured and used for controlling the potential change of the pin of the first controller connected with the detection circuit through the grid electrode to be grounded.
4. The system of claim 3, wherein the detection circuit further comprises:
one end of the adjustable resistor is connected with the grid electrode of the MOS tube, the other opposite end of the adjustable resistor is connected with the pin of the first controller correspondingly connected with the detection circuit, and the adjustable resistor is configured to set different excitation voltages according to different MOS tubes.
5. The system of claim 1, wherein the control board comprises a second connector and a second controller:
the plurality of input ends of the second connector are connected with the second controller, the plurality of output ends of the second connector are respectively connected with the plurality of test boards in a one-to-one correspondence manner, and the second connector is configured to send the instructions on the second controller to the plurality of test boards respectively.
6. The system of claim 1, further comprising a circuit waveform detection device coupled to a plurality of test circuits on said plurality of test boards and configured to detect and display current information for a plurality of said test circuits on said plurality of test boards.
7. The system of claim 6, wherein the circuit waveform detection device is coupled to the second controller and configured to transmit the waveform data of the circuit detected by the waveform detection device to the second controller.
8. The system of claim 7, wherein the control board further comprises:
a network module connected to the second controller and configured to communicate with the second controller.
9. The system of claim 8, wherein the network module comprises:
and the PHY conversion module is connected with the second controller and is configured to encapsulate the data from the second controller into network data for sending out, and analyze the data from the network and send the network data to the second controller.
10. The system of claim 1, wherein the first controller is a CPLD and the second controller is a BMC.
CN202111065396.4A 2021-09-12 2021-09-12 Server hard disk backboard power supply test system Withdrawn CN113886157A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111065396.4A CN113886157A (en) 2021-09-12 2021-09-12 Server hard disk backboard power supply test system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111065396.4A CN113886157A (en) 2021-09-12 2021-09-12 Server hard disk backboard power supply test system

Publications (1)

Publication Number Publication Date
CN113886157A true CN113886157A (en) 2022-01-04

Family

ID=79009058

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111065396.4A Withdrawn CN113886157A (en) 2021-09-12 2021-09-12 Server hard disk backboard power supply test system

Country Status (1)

Country Link
CN (1) CN113886157A (en)

Similar Documents

Publication Publication Date Title
US20150127986A1 (en) Test program and test system
US20150066417A1 (en) Test system
US20060085158A1 (en) Mobile apparatus for testing personal computers
US6532558B1 (en) Manufacturing testing of hot-plug circuits on a computer backplane
CN111289922B (en) Cable plugging detection method and related equipment
CN103198033A (en) Apparatus and method of identifying a USB or an MHL device
US20130326299A1 (en) Tester hardware
CN102567171B (en) Method for testing blade server mainboard
CN113985319A (en) Automatic change interface test equipment
CN102541711B (en) Method for testing X86 architecture server mainboards
CN111858197A (en) Device, system and method for supporting multiple SSD tests
CN211062033U (en) Test adapter and test equipment
US7113003B2 (en) Presence indication signal associated with an attachment
US11215663B2 (en) Systems and methods for parametric testing
CN110658439A (en) Test method and system for protection circuit
CN111682979B (en) Method and device for generating high-speed signal test board
CN206348780U (en) A kind of measurement jig of server hard disk back plane
CN113886157A (en) Server hard disk backboard power supply test system
CN1797357A (en) Circuit board for testing function of main board
KR20020060893A (en) Board test system
CN111929620B (en) Test device for supporting EDSFF-1C standard interface
CN209803254U (en) Touch screen aging test system
TWM458558U (en) Control interface for testing system
CN112596983A (en) Monitoring method for connector in server
CN220040663U (en) Testing device and testing machine box

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication

Application publication date: 20220104

WW01 Invention patent application withdrawn after publication