CN110658439A - Test method and system for protection circuit - Google Patents
Test method and system for protection circuit Download PDFInfo
- Publication number
- CN110658439A CN110658439A CN201910867074.8A CN201910867074A CN110658439A CN 110658439 A CN110658439 A CN 110658439A CN 201910867074 A CN201910867074 A CN 201910867074A CN 110658439 A CN110658439 A CN 110658439A
- Authority
- CN
- China
- Prior art keywords
- tested
- interface
- chip
- circuit
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2827—Testing of electronic protection circuits
Abstract
The invention provides a test method and a test system of a protection circuit, which are characterized in that a chip control circuit is respectively connected to a GUI operation interface end and a main board end to be tested, the GUI control chip is connected with a computer provided with the GUI operation interface through a USB3.0 interface, the main board to be tested is connected with an I2C interface, an analog circuit control chip is connected with an I2C interface, and a plurality of adjustable precision resistors are connected on the analog circuit control chip, so that the current on the main board to be tested in the GUI operation interface can be tested only by connecting an instrument and opening the GUI operation interface in the test process, the test cost is low, the operation is simple, the working efficiency and the test precision are improved, and the labor hour is reduced.
Description
Technical Field
The invention relates to the technical field of protection circuit testing, in particular to a method and a system for testing a protection circuit.
Background
Along with the deepening of artificial intelligence, the requirements on power and performance of a server are higher and higher, and more server mainboards and other board cards need to introduce a design protection circuit in the development stage so as to prevent a 12V power supply link from being burnt.
The performance of the current server is more and more demanding, and the transition from the previous 2-way to the 4-way and 8-way is already carried out, and the 12V power supply provided by the power supply is simultaneously used as the input of a plurality of groups of secondary lines. In order to prevent the situation that a main board is burnt out due to overcurrent input caused by overcurrent in one group of secondary circuits, a circuit protection design is often required to be introduced, for the circuit protection design, a chip register address is identified through BMC I2C, and currents at two ends of a sense resistor or a sense inductor are read through BMC.
In the operation process, software is needed to debug the BMC, the corresponding sense resistor or sense inductor is found through the debugging software, and the address of a chip register is identified, so that the test is not stable enough and the operation is complex due to BMC interference in the process.
Disclosure of Invention
The invention aims to provide a test method and a test system of a protection circuit, which aim to solve the problems of instability and complex operation caused by BMC interference in the prior art in the test of the protection circuit, realize the test of the current on a mainboard to be tested in a GUI operation interface, improve the working efficiency and the test accuracy and reduce the labor hour.
In order to achieve the technical purpose, the invention provides a test method of a protection circuit, which comprises the following steps:
s1, connecting the chip control circuit to the GUI operation interface end and the main board end to be tested respectively;
s2, after the mainboard to be tested is electrified, selecting the model of the chip and the register address of the channel to be tested, and determining a test circuit;
s3, selecting a channel to be tested, setting the resistance value of the measured resistance of the channel to be tested, and inputting a voltage protection value into the channel to be tested of the OTC;
and S4, selecting a channel to be tested on the GUI operation interface, monitoring the current, and indicating and alarming when the loading current exceeds the designed current value.
Preferably, the connection mode of the chip control circuit, the GUI operation interface end and the main board end to be tested is as follows:
the chip control circuit is connected with the GUI operation interface end through a USB3.0 interface and connected with the mainboard end to be tested through an I2C interface;
the chip control circuit comprises a GUI control chip and an analog circuit control chip, the GUI control chip is connected with a USB3.0 interface and an I2C interface respectively, the analog circuit control chip is connected with an I2C interface, and the analog circuit control chip is further connected with a plurality of adjustable resistors.
Preferably, the I2C interface transfers Data, CLK, and GND signals.
Preferably, the number of the adjustable resistors is 4.
The invention also provides a test system of the protection circuit, which comprises:
the circuit connection module is used for respectively connecting the chip control circuit to the GUI operation interface end and the main board end to be tested;
the test circuit determination module is used for selecting the model of the chip and the register address of the channel to be tested after the mainboard to be tested is powered on, and determining the test circuit;
the parameter setting module is used for selecting a channel to be tested, setting the resistance value of the measured resistance of the channel to be tested, and inputting a voltage protection value into the channel to be tested of the OTC;
and the current monitoring module is used for checking a channel to be tested on the GUI operation interface and indicating and alarming when the loading current exceeds the designed current value.
Preferably, the connection mode of the chip control circuit, the GUI operation interface end and the main board end to be tested is as follows:
the chip control circuit is connected with the GUI operation interface end through a USB3.0 interface and connected with the mainboard end to be tested through an I2C interface;
the chip control circuit comprises a GUI control chip and an analog circuit control chip, the GUI control chip is connected with a USB3.0 interface and an I2C interface respectively, the analog circuit control chip is connected with an I2C interface, and the analog circuit control chip is further connected with a plurality of adjustable resistors.
Preferably, the I2C interface transfers Data, CLK, and GND signals.
Preferably, the number of the adjustable resistors is 4.
The effect provided in the summary of the invention is only the effect of the embodiment, not all the effects of the invention, and one of the above technical solutions has the following advantages or beneficial effects:
compared with the prior art, the invention has the advantages that the chip control circuit is respectively connected to the GUI operation interface end and the main board end to be tested, the GUI control chip is connected with the computer provided with the GUI operation interface through the USB3.0 interface, in addition, the GUI control chip is connected with the main board to be tested through the I2C interface, the analog circuit control chip is connected with the I2C interface, and the analog circuit control chip is connected with the plurality of adjustable precision resistors, so that the current on the main board to be tested in the GUI operation interface can be tested only by connecting the instrument in the test process, the GUI operation interface can be opened for testing, the test cost is low, the operation is simple, the work efficiency and the test precision are improved, and the labor hour is reduced.
Drawings
Fig. 1 is a flowchart of a method for testing a protection circuit according to an embodiment of the present invention;
fig. 2 is a schematic diagram of a chip control circuit structure according to an embodiment of the present invention;
fig. 3 is a block diagram of a test system of a protection circuit according to an embodiment of the present invention.
Detailed Description
In order to clearly explain the technical features of the present invention, the following detailed description of the present invention is provided with reference to the accompanying drawings. The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. To simplify the disclosure of the present invention, the components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. It should be noted that the components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and procedures are omitted so as to not unnecessarily limit the invention.
The following describes a test method and a test system for a protection circuit according to an embodiment of the present invention in detail with reference to the accompanying drawings.
As shown in fig. 1, the present invention discloses a method for testing a protection circuit, the method comprising the steps of:
s1, connecting the chip control circuit to the GUI operation interface end and the main board end to be tested respectively;
s2, after the mainboard to be tested is electrified, selecting the model of the chip and the register address of the channel to be tested, and determining a test circuit;
s3, selecting a channel to be tested, setting the resistance value of the measured resistance of the channel to be tested, and inputting a voltage protection value into the channel to be tested of the OTC;
and S4, checking a channel to be tested on the GUI operation interface, and when the loading current exceeds the designed current value, indicating and alarming.
The GUI operation interface is installed on a personal computer, the GUI operation interface is connected to a chip control circuit through a USB interface, and then is connected to a mainboard to be tested through Data, CLK and GND signal transmission lines of I2C, the chip control scheme is shown in figure 2, the GUI control chip is connected to an I2C interface of the mainboard to be tested through Data, CLK and GND signal transmission lines, and is connected to a computer provided with a GUI operation system through a USB3.0 interface, the analog circuit control chip is connected with a plurality of adjustable precision resistors, the number of the resistors is preferably 4, and when different channels are tested, the resistance value of the resistors can be adjusted according to circuit design.
For current monitoring, current detection of 4 channels can be included, currents under different output loading conditions of each channel are read and displayed into a 16-system representation, and when the loading current exceeds the current value required by circuit design, an alarm is given on a current display interface. For the current display, when the output loading current of the circuit changes, the current change can be accurately observed in real time through displaying by a real-time current scroll bar.
When connecting the chip, chip discernment can appear, thereby distinguish the chip model, then can confirm this chip, after having confirmed the chip model, through I2C discernment burn board-proof chip register address, after the chip address is confirmed, can select the passageway that needs the test, adjust the resistance to the resistance of precision resistance through adjusting the slide rheostat, simulate mainboard precision resistance, detect mainboard electric current through the GUI interface through I2C, can set up the withstand voltage value of precision resistance through the GUI interface simultaneously, thereby set up the OCP point, when reaching the OCP electric current, the warning suggestion of GUI interface.
During testing, the chip control circuit board is connected to the interface end through the USB interface, and the chip control circuit board is connected to the mainboard to be tested through the I2C at the interface end. And electrifying the mainboard to be tested, selecting the model of the chip by connecting the chip, and then selecting the register address of the channel to be tested to determine the circuit to be tested. According to the circuit design requirement parameters, selecting a channel to be tested, setting a sense resistor resistance value filled in the tested channel, inputting a voltage protection value in the circuit design requirement in a channel to be tested of the OTC, converting the voltage into 16-system input according to the chip specification, and observing whether the current protection value of the channel to be tested at the channel setting position meets the design requirement. After the relevant setting is finished, switching to a current display interface, and checking a channel to be tested, namely obtaining the current value flowing through the precision resistor under different conditions of outputting the loading current, wherein the current value is displayed in a 16-system mode, when the loading current exceeds the current value required by circuit design, a red light at an OC position in the current display interface is lightened, and when the current value does not exceed the current value, a green light at the OC position is displayed.
In the embodiment of the invention, the chip control circuit is respectively connected to the GUI operation interface end and the main board end to be tested, the GUI control chip is connected with a computer provided with the GUI operation interface through a USB3.0 interface, and is also connected with the main board to be tested through an I2C interface, the analog circuit control chip is connected with an I2C interface, and a plurality of adjustable precision resistors are connected on the analog circuit control chip, so that the current on the main board to be tested in the GUI operation interface can be tested only by connecting an instrument and opening the GUI operation interface in the testing process, the testing cost is low, the operation is simple, the working efficiency and the testing precision are improved, and the labor hour is reduced.
As shown in fig. 3, an embodiment of the present invention further discloses a test system for a protection circuit, where the test system includes:
the circuit connection module is used for respectively connecting the chip control circuit to the GUI operation interface end and the main board end to be tested;
the test circuit determination module is used for selecting the model of the chip and the register address of the channel to be tested after the mainboard to be tested is powered on, and determining the test circuit;
the parameter setting module is used for selecting a channel to be tested, setting the resistance value of the measured resistance of the channel to be tested, and inputting a voltage protection value into the channel to be tested of the OTC;
and the current monitoring module is used for checking a channel to be tested on the GUI operation interface and indicating and alarming when the loading current exceeds the designed current value.
The GUI operation interface is installed on a personal computer, the GUI operation interface is connected to a chip control circuit through a USB interface, and then is connected to a mainboard to be tested through Data, CLK and GND signal transmission lines of I2C, the chip control scheme is shown in figure 2, the GUI control chip is connected to an I2C interface of the mainboard to be tested through Data, CLK and GND signal transmission lines, and is connected to a computer provided with a GUI operation system through a USB3.0 interface, the analog circuit control chip is connected with a plurality of adjustable precision resistors, the number of the resistors is preferably 4, and when different channels are tested, the resistance value of the resistors can be adjusted according to circuit design.
For current monitoring, current detection of 4 channels can be included, currents under different output loading conditions of each channel are read and displayed into a 16-system representation, and when the loading current exceeds the current value required by circuit design, an alarm is given on a current display interface. For the current display, when the output loading current of the circuit changes, the current change can be accurately observed in real time through displaying by a real-time current scroll bar.
When connecting the chip, chip discernment can appear, thereby distinguish the chip model, then can confirm this chip, after having confirmed the chip model, through I2C discernment burn board-proof chip register address, after the chip address is confirmed, can select the passageway that needs the test, adjust the resistance to the resistance of precision resistance through adjusting the slide rheostat, simulate mainboard precision resistance, detect mainboard electric current through the GUI interface through I2C, can set up the withstand voltage value of precision resistance through the GUI interface simultaneously, thereby set up the OCP point, when reaching the OCP electric current, the warning suggestion of GUI interface.
During testing, the chip control circuit board is connected to the interface end through the USB interface, and the chip control circuit board is connected to the mainboard to be tested through the I2C at the interface end. And electrifying the mainboard to be tested, selecting the model of the chip by connecting the chip, and then selecting the register address of the channel to be tested to determine the circuit to be tested. According to the circuit design requirement parameters, selecting a channel to be tested, setting a sense resistor resistance value filled in the tested channel, inputting a voltage protection value in the circuit design requirement in a channel to be tested of the OTC, converting the voltage into 16-system input according to the chip specification, and observing whether the current protection value of the channel to be tested at the channel setting position meets the design requirement. After the relevant setting is finished, switching to a current display interface, and checking a channel to be tested, namely obtaining the current value flowing through the precision resistor under different conditions of outputting the loading current, wherein the current value is displayed in a 16-system mode, when the loading current exceeds the current value required by circuit design, a red light at an OC position in the current display interface is lightened, and when the current value does not exceed the current value, a green light at the OC position is displayed.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents and improvements made within the spirit and principle of the present invention are intended to be included within the scope of the present invention.
Claims (8)
1. A method of testing a protection circuit, the method comprising the steps of:
s1, connecting the chip control circuit to the GUI operation interface end and the main board end to be tested respectively;
s2, after the mainboard to be tested is electrified, selecting the model of the chip and the register address of the channel to be tested, and determining a test circuit;
s3, selecting a channel to be tested, setting the resistance value of the measured resistance of the channel to be tested, and inputting a voltage protection value into the channel to be tested of the OTC;
and S4, selecting a channel to be tested on the GUI operation interface, monitoring the current, and indicating and alarming when the loading current exceeds the designed current value.
2. The method for testing the protection circuit according to claim 1, wherein the connection mode of the chip control circuit with the GUI operation interface terminal and the main board terminal to be tested is as follows:
the chip control circuit is connected with the GUI operation interface end through a USB3.0 interface and connected with the mainboard end to be tested through an I2C interface;
the chip control circuit comprises a GUI control chip and an analog circuit control chip, the GUI control chip is connected with a USB3.0 interface and an I2C interface respectively, the analog circuit control chip is connected with an I2C interface, and the analog circuit control chip is further connected with a plurality of adjustable resistors.
3. The test method of the protection circuit as claimed in claim 1 or 2, wherein the I2C interface transfers Data, CLK and GND signals.
4. The method as claimed in claim 2, wherein the number of the adjustable resistors is 4.
5. A test system for a protection circuit, the test system comprising:
the circuit connection module is used for respectively connecting the chip control circuit to the GUI operation interface end and the main board end to be tested;
the test circuit determination module is used for selecting the model of the chip and the register address of the channel to be tested after the mainboard to be tested is powered on, and determining the test circuit;
the parameter setting module is used for selecting a channel to be tested, setting the resistance value of the measured resistance of the channel to be tested, and inputting a voltage protection value into the channel to be tested of the OTC;
and the current monitoring module is used for checking a channel to be tested on the GUI operation interface and indicating and alarming when the loading current exceeds the designed current value.
6. The test system of claim 5, wherein the chip control circuit is connected to the GUI interface and the main board under test in the following manner:
the chip control circuit is connected with the GUI operation interface end through a USB3.0 interface and connected with the mainboard end to be tested through an I2C interface;
the chip control circuit comprises a GUI control chip and an analog circuit control chip, the GUI control chip is connected with a USB3.0 interface and an I2C interface respectively, the analog circuit control chip is connected with an I2C interface, and the analog circuit control chip is further connected with a plurality of adjustable resistors.
7. The test system of claim 5 or 6, wherein the I2C interface transmits Data, CLK and GND signals.
8. The test system of claim 6, wherein the number of the adjustable resistors is 4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910867074.8A CN110658439B (en) | 2019-09-12 | 2019-09-12 | Test method and system for protection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910867074.8A CN110658439B (en) | 2019-09-12 | 2019-09-12 | Test method and system for protection circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110658439A true CN110658439A (en) | 2020-01-07 |
| CN110658439B CN110658439B (en) | 2022-03-04 |
Family
ID=69037359
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910867074.8A Active CN110658439B (en) | 2019-09-12 | 2019-09-12 | Test method and system for protection circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110658439B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112906076A (en) * | 2021-02-19 | 2021-06-04 | 山东英信计算机技术有限公司 | Control method and system of over-current protection chip and related components |
| CN113868040A (en) * | 2021-08-30 | 2021-12-31 | 苏州浪潮智能科技有限公司 | Psys automatic test system, method, building method and device |
| CN114019267A (en) * | 2021-09-30 | 2022-02-08 | 苏州浪潮智能科技有限公司 | Overcurrent protection test method, device, equipment and readable storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100761175B1 (en) * | 2004-10-22 | 2007-09-21 | 엘지전자 주식회사 | Apparatus and method for testing monitor IC error |
| CN101650411A (en) * | 2009-07-31 | 2010-02-17 | 迈普通信技术股份有限公司 | Universal power-aging testing system |
| CN201876522U (en) * | 2009-12-31 | 2011-06-22 | 杭州士兰微电子股份有限公司 | General test equipment |
| CN103268144A (en) * | 2013-06-07 | 2013-08-28 | 张宁 | Power monitoring device and overcurrent protection method |
-
2019
- 2019-09-12 CN CN201910867074.8A patent/CN110658439B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100761175B1 (en) * | 2004-10-22 | 2007-09-21 | 엘지전자 주식회사 | Apparatus and method for testing monitor IC error |
| CN101650411A (en) * | 2009-07-31 | 2010-02-17 | 迈普通信技术股份有限公司 | Universal power-aging testing system |
| CN201876522U (en) * | 2009-12-31 | 2011-06-22 | 杭州士兰微电子股份有限公司 | General test equipment |
| CN103268144A (en) * | 2013-06-07 | 2013-08-28 | 张宁 | Power monitoring device and overcurrent protection method |
Non-Patent Citations (1)
| Title |
|---|
| 刘峥等: ""基于TOP244Y的12V新型本安电源的设计"", 《电子世界》 * |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112906076A (en) * | 2021-02-19 | 2021-06-04 | 山东英信计算机技术有限公司 | Control method and system of over-current protection chip and related components |
| CN113868040A (en) * | 2021-08-30 | 2021-12-31 | 苏州浪潮智能科技有限公司 | Psys automatic test system, method, building method and device |
| CN113868040B (en) * | 2021-08-30 | 2023-07-25 | 浪潮(山东)计算机科技有限公司 | Psys automatic test system, psys automatic test method, psys automatic test construction method and Psys automatic test construction device |
| CN114019267A (en) * | 2021-09-30 | 2022-02-08 | 苏州浪潮智能科技有限公司 | Overcurrent protection test method, device, equipment and readable storage medium |
| CN114019267B (en) * | 2021-09-30 | 2024-01-19 | 苏州浪潮智能科技有限公司 | Overcurrent protection test method, device, equipment and readable storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110658439B (en) | 2022-03-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110658439B (en) | Test method and system for protection circuit | |
| CN101750580B (en) | Test method of functional module chip in integrated circuit | |
| CN101634962B (en) | PCI interface test card | |
| CN101769986B (en) | Test device and test method thereof | |
| CN206161197U (en) | Transformer thermometer calibrating installation | |
| CN102435938B (en) | Function-based digital circuit failure detecting and positioning system and method | |
| CN112083309B (en) | Intelligent test system and method for memory plate | |
| CN205049678U (en) | Short circuit testing arrangement is opened to camera module | |
| CN211529147U (en) | Test platform framework of computer mainboard standard | |
| CN104991214A (en) | Digital integrated circuit direct current parameter standard reproducing method and standard apparatus | |
| CN211826336U (en) | Automatic PCB detection platform system | |
| CN115015590B (en) | High-density connector detection jig and detection method | |
| CN110456210A (en) | 1553B network-bus trouble point checking method, apparatus and system | |
| CN115656876A (en) | Micro short circuit test circuit and test method | |
| CN215678646U (en) | Test system of PWM circuit | |
| CN211123024U (en) | PCB branch current detection device and PCB detection system | |
| CN202383252U (en) | Function-based digital circuit fault detecting and positioning system | |
| CN102095997B (en) | Automatic detecting device and method for short-circuit exception of interior circuit and shell of optical module | |
| CN214223887U (en) | Automatic tester for universalization of guided missile initiating explosive devices | |
| CN111123073B (en) | Quick self-checking device of hardware board card | |
| CN105487947A (en) | Method for testing power conversion efficiency | |
| CN114280520A (en) | Digital channel multi-parameter parallel calibration device of integrated circuit test system | |
| CN102346701A (en) | Power supply test system for CPU (Central Processing Unit) | |
| CN111413609A (en) | PCBA function detection system and method | |
| CN218995566U (en) | Detection device of DVI unit of test system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |