CN113810046A - Quick automatic frequency calibration device and method - Google Patents
Quick automatic frequency calibration device and method Download PDFInfo
- Publication number
- CN113810046A CN113810046A CN202010534955.0A CN202010534955A CN113810046A CN 113810046 A CN113810046 A CN 113810046A CN 202010534955 A CN202010534955 A CN 202010534955A CN 113810046 A CN113810046 A CN 113810046A
- Authority
- CN
- China
- Prior art keywords
- frequency signal
- period
- signal
- vco
- reference frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 14
- 238000005070 sampling Methods 0.000 claims abstract description 61
- 230000000630 rising effect Effects 0.000 claims abstract description 40
- 238000004364 calculation method Methods 0.000 claims abstract description 20
- 230000002441 reversible effect Effects 0.000 claims abstract description 8
- 230000001360 synchronised effect Effects 0.000 claims description 6
- 230000003111 delayed effect Effects 0.000 claims description 4
- 238000009825 accumulation Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 15
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 2
- 239000013256 coordination polymer Substances 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0994—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
- H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal
- H03L7/148—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal said digital means comprising a counter or a divider
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention discloses a quick automatic frequency calibration device and a method, which adopt an integer period calculation unit and a decimal period calculation unit to respectively count the integer period number and the decimal period number of VCO frequency signals in a reference frequency signal period, wherein the VCO frequency signals are subjected to multiple times of reverse phase delay processing through a reverse phase delay sampling circuit, the reference frequency signals sample the reverse phase delay signals, the difference value between the reference frequency signals and the rising edge of the adjacent VCO frequency signals behind the reference frequency signals is calculated based on the sampling signals, and the decimal period number of the VCO frequency signals in the reference frequency signal period is determined based on the difference value; the integer period number and the decimal period number are added, the complete period number of the VCO frequency signal in the reference frequency signal period can be quickly and accurately obtained, and a control logic word is further generated to control and calibrate the output frequency of the voltage-controlled oscillator. The calibration time is effectively reduced, and the application requirement of a high-performance rapid frequency calibration system can be met.
Description
Technical Field
The invention relates to the technical field of integrated circuits, in particular to a quick automatic frequency calibration device and a quick automatic frequency calibration method.
Background
A Frequency Synthesizer (FS) is a very important module in a modern wireless transceiver, and as shown in fig. 1A, it is a basic structural diagram of FS, and includes a Phase Locked Loop (PLL) structure 1, a capacitor array 2 and a Frequency calibration module 3, where the PLL structure 1 mainly includes a Phase Frequency detector (pfd) (Phase Frequency detector)11, a charge pump (cp) (charge pump)12, a Loop filter lpf (low Pass filter)13, a Frequency Divider (Divider)14 and a voltage Controlled oscillator (vco) (voltage Controlled oscillator) 15.
To ensure robustness to variations in Power Voltage Temperature (PVT), the FS is usually required to output a wide frequency range, which means that the on-chip VCO needs to have a wide tuning range. The wide-band tuning range of the VCO is generally obtained by adjusting the capacitor array 2 through a fixed inductor, for example, a capacitor array in a 2-system weight form is adopted, and the wide-band tuning range is obtained by adjusting the size of an accessed capacitor. Thus, the tuning characteristic of the VCO has multiple subbands.
In a fast frequency hopping communication system, such as military radar, when the frequency is switched by FS, a suitable sub-band needs to be found quickly to meet the requirement of the communication system on locking time. Meanwhile, there is generally a certain proportion of overlap between VCO sub-bands, and due to the non-linearity of VCO tuning gain and CP output voltage, the phase noise is generally poor when FS is locked at both ends of the VCO sub-band, so it is better to lock FS at the middle position of the sub-band. In order to quickly and accurately select a proper sub-band, an Automatic Frequency Calibration (AFC) circuit is required. Existing frequency calibration schemes can be generally divided into two types, one is a closed-loop calibration scheme based on control voltage, and the other is an open-loop calibration scheme based on a counting form.
The closed loop calibration scheme based on the control voltage, with the circuit configuration shown in fig. 1B, determines whether the set VCO control word is appropriate by setting the control word of the VCO and determining whether the VCO control voltage falls within the set range in the closed loop state. Since this scheme operates in closed loop mode, it takes a long time for each loop lock, which is determined by the loop bandwidth, usually tens or hundreds of us, and if there are many VCO subbands, the calibration time of the whole AFC will be long, possibly reaching the ms level, which is not acceptable in fast frequency hopping systems.
Open-loop calibration scheme based on counting form, using the circuit configuration shown in FIG. 1C, for a reference frequency signal F in a fixed time windowREFAnd the output frequency signal F of the VCOVCOCounting at the same time, judging the output frequency of the current VCO according to the counting result,thereby adjusting the VCO output band. The scheme is based on an open-loop structure when counting is carried out, so that the stabilization time is fast. This method is now commonly used in FS. However, since the counter can only count an integer number of cycles, sometimes the frequency interval between VCO bands is very small, and the difference between corresponding integer division ratios may be smaller than 1, in order to correctly distinguish the sub-bands, the accuracy can only be ensured by increasing the time of the counting window, and the counting needs to be performed within a longer time, which increases the calibration time of the AFC, and is also unacceptable in a fast frequency hopping system.
Disclosure of Invention
Aiming at the technical problems that the automatic frequency calibration scheme in the prior art has long calibration time (dozens of hundreds of microseconds) and cannot meet the application requirement of a high-performance quick calibration system, the invention provides a new technology to improve the frequency calibration speed and reduce the calibration time.
In one aspect, the present invention provides a fast automatic frequency calibration apparatus, including:
a global clock generation circuit comprising: a first input terminal and a second input terminal; the first input end is connected with the voltage-controlled oscillator and used for inputting VCO frequency signals; the second input end is connected with a reference signal source and used for inputting a reference frequency signal; oversampling a reference frequency signal by controlling a VCO frequency signal to obtain a global clock signal;
an integer period calculation unit comprising: a third input terminal and a fourth input terminal; the third input end is connected with the voltage-controlled oscillator and used for inputting a VCO frequency signal; the fourth input end is connected with the global clock generating circuit and used for inputting the global clock signal; processing the VCO frequency signal and the global clock signal to obtain the integer period number of the VCO frequency signal in the reference frequency signal period;
an inverting delayed sampling circuit comprising: a fifth input terminal and a sixth input terminal; the fifth input end is connected with the voltage-controlled oscillator and used for inputting VCO frequency signals; the sixth input end is connected with the reference signal source and used for inputting a reference frequency signal; carrying out multiple times of inverse delay processing on a VCO frequency signal to obtain an inverse delay signal, and sampling the inverse delay signal through the reference frequency signal to obtain a sampling signal;
the fractional period calculating unit is connected with the output end of the reverse phase delay sampling circuit and used for calculating the difference value between the reference frequency signal and the rising edge of the VCO frequency signal adjacent to the reference frequency signal on the basis of the sampling signal and determining the number of fractional periods of the VCO frequency signal in the reference frequency signal period on the basis of the difference value;
the adder is connected with the output ends of the integer period calculating unit and the decimal period calculating unit and is used for adding the integer period number and the decimal period number to obtain the complete period number of the VCO frequency signal in the reference frequency signal period;
and the digital control logic circuit is connected with the adder and is used for generating a control logic word based on the number of the complete cycles so as to control and calibrate the output frequency of the voltage-controlled oscillator.
Optionally, the integer period calculating unit further includes:
the first counter is used for performing accumulated counting under the triggering of the rising edge of the VCO frequency signal in the period of the reference frequency signal to obtain a plurality of first count values;
a first count output unit for outputting a plurality of first count values under control of the global clock signal;
and the first calculating unit is used for calculating the integer period number of the VCO frequency signal in the period of the reference frequency signal based on the plurality of first counting values.
Optionally, the operating frequency of the first counter is in a GHz level, and the first counter includes a multi-stage asynchronous counter and a multi-stage synchronous counter.
Optionally, the inverting delay sampling circuit further includes:
the phase-reversal delay unit is used for carrying out multiple phase-reversal delay processing on the VCO frequency signal to obtain a phase-reversal delay signal;
and the sampling unit is used for controlling the reference frequency signal to sample the reversed phase delay signal to obtain a sampling signal.
Optionally, the inverting delay unit includes M inverters, M is a positive integer, and M is greater than or equal to Tvco/Tinv;
wherein, Tvco is the period time of the VCO frequency signal, and Tinv is the delay time of the inverter.
Optionally, the fractional period calculating unit includes:
the second counter is used for performing accumulated counting under the triggering of the rising edge of the reference frequency signal in the period of the VCO frequency signal to obtain a plurality of second count values;
and the second calculating unit is used for acquiring a plurality of groups of sampling signals corresponding to the plurality of second counting values respectively, calculating a difference value between the reference frequency signal and the rising edge of the VCO frequency signal adjacent to the reference frequency signal behind the reference frequency signal based on the plurality of groups of sampling signals, and determining the number of decimal cycles of the VCO frequency signal in the reference frequency signal period based on the difference value.
Optionally, the global clock signal is used to synchronize counters in the integer period calculating unit and the fractional period calculating unit.
On the other hand, the invention also provides a quick automatic frequency calibration method, which comprises the following steps:
oversampling a reference frequency signal by controlling a VCO frequency signal to obtain a global clock signal;
processing the VCO frequency signal and the global clock signal to obtain the integer period number of the VCO frequency signal in the reference frequency signal period;
carrying out multiple times of inverse delay processing on a VCO frequency signal to obtain an inverse delay signal, and sampling the inverse delay signal through the reference frequency signal to obtain a sampling signal;
calculating a difference value between the reference frequency signal and the rising edge of the VCO frequency signal adjacent to the reference frequency signal on the basis of the sampling signal, and determining the number of fractional cycles of the VCO frequency signal in the reference frequency signal cycle on the basis of the difference value;
adding the integer period number and the decimal period number to obtain the complete period number of the VCO frequency signal in the reference frequency signal period;
and generating a control logic word based on the complete period number to control and calibrate the output frequency of the voltage-controlled oscillator.
Optionally, the obtaining of the inverted delay signal by performing multiple inverted delay processing on the VCO frequency signal specifically includes:
obtaining an inverse delay signal by performing inverse delay processing on the VCO frequency signal for M times; wherein M is a positive integer, and M is more than or equal to Tvco/Tinv; wherein, Tvco is the period time of the VCO frequency signal, and Tinv is the delay time of the inverter.
Optionally, the calculating a difference between the reference frequency signal and a rising edge of the VCO frequency signal adjacent to the reference frequency signal based on the sampling signal, and determining the number of fractional cycles of the VCO frequency signal in the reference frequency signal cycle based on the difference specifically includes:
performing accumulation counting under the triggering of the rising edge of the reference frequency signal in the period of the VCO frequency signal to obtain a plurality of second counting values;
and acquiring a plurality of groups of sampling signals corresponding to the plurality of second counting values respectively, calculating a difference value between the reference frequency signal and the rising edge of the VCO frequency signal adjacent to the reference frequency signal behind the reference frequency signal based on the plurality of groups of sampling signals, and determining the number of decimal cycles of the VCO frequency signal in the period of the reference frequency signal based on the difference value.
One or more technical schemes provided by the invention at least have the following technical effects or advantages:
the rapid automatic frequency calibration scheme adopts an integer period calculation unit and a decimal period calculation unit to respectively count the integer period number and the decimal period number of VCO (voltage controlled oscillator) frequency signals in a reference frequency signal period, wherein when the decimal period is counted, the VCO frequency signals are subjected to multiple times of reverse phase delay processing through a reverse phase delay sampling circuit, the reverse phase delay signals are sampled through the reference frequency signals to obtain sampling signals, then the difference value between the reference frequency signals and the rising edge of the adjacent VCO frequency signals behind the reference frequency signals is calculated based on the sampling signals, and the decimal period number of the VCO frequency signals in the reference frequency signal period is determined based on the difference value; the integer period number and the decimal period number are added, so that the complete period number of the VCO frequency signal in the reference frequency signal period can be quickly and accurately obtained, namely the current output frequency of the VCO frequency signal is accurately and quickly obtained, and the control logic word is accurately generated to control and calibrate the output frequency of the voltage-controlled oscillator. The calibration time is effectively reduced to be within 2us, and the application requirement of a high-performance quick calibration system can be met due to the obvious improvement effect.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1A is a schematic diagram of a basic structure of a conventional frequency synthesizer according to the background of the present invention;
FIG. 1B is a schematic diagram of a closed-loop calibration scheme based on control voltage according to the background of the present invention;
FIG. 1C is a schematic diagram of an open-loop calibration scheme based on counting format according to the background of the present invention;
fig. 2A is a schematic structural diagram of a fast automatic frequency calibration apparatus according to an embodiment of the present invention;
fig. 2B is a schematic structural diagram of another fast automatic frequency calibration apparatus according to an embodiment of the present invention;
FIG. 3A is a hardware implementation diagram of a global clock generation circuit according to an embodiment of the present invention;
fig. 3B is a waveform diagram of a global clock generated by the global clock generating circuit according to the embodiment of the present invention;
fig. 4 is a diagram of a transient timing relationship among an output frequency signal of a voltage controlled oscillator, a reference frequency signal and a global clock signal according to an embodiment of the present invention;
FIG. 5A is a reference frequency signal F according to an embodiment of the present inventionREFRising edge and its previous VCO output frequency FVCOError diagram in the case of the rising edge proximity;
FIG. 5B is a diagram of a reference frequency signal F according to an embodiment of the present inventionREFRising edge and its previous VCO output frequency FVCOError diagram in the case of the falling edge proximity;
FIG. 6 shows the VCO output frequency F according to an embodiment of the present inventionVCOA timing chart of the delay processing of the time data converter passing through the delay chain structure;
fig. 7 is an overall schematic diagram of a fast automatic frequency calibration apparatus applied in a frequency synthesizer according to an embodiment of the present invention;
fig. 8 is a simulation diagram of calibration time of a fast automatic frequency calibration apparatus according to an embodiment of the present invention.
Detailed Description
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the following description will be made with reference to the accompanying drawings. It is obvious that the drawings in the following description are only some examples of the invention, and that for a person skilled in the art, other drawings and embodiments can be derived from them without inventive effort.
For the sake of simplicity, the drawings only schematically show the parts relevant to the present invention, and they do not represent the actual structure as a product. In addition, in order to make the drawings concise and understandable, components having the same structure or function in some of the drawings are only schematically illustrated or only labeled. In this document, "one" means not only "only one" but also a case of "more than one".
The technical solution of the present invention is described in detail with specific examples below.
Example one
Referring to fig. 2A, an embodiment of a fast automatic frequency calibration apparatus 2 provided in the present application includes:
the global clock generating circuit 21 includes: a first input terminal and a second input terminal; the first input end is connected with the voltage-controlled oscillator VCO and used for inputting a VCO frequency signal Fvco; the second input end is connected with a reference signal source REF _ SIG _ S and used for inputting a reference frequency signal FREF(ii) a By controlling the VCO frequency signal Fvco to the reference frequency signal FREFSampling to obtain a global clock signal CKR; wherein the global clock signal CKR is used to synchronize the counters in the integer period calculating unit 22 and the fractional period calculating unit 24.
The integer period calculation unit 22 includes: a third input terminal and a fourth input terminal; the third input end is connected with the voltage-controlled oscillator VCO and used for inputting a VCO frequency signal Fvco; the fourth input end is connected with the global clock generating circuit 21 and is used for inputting a global clock signal CKR; acquiring a reference frequency signal F by processing a VCO frequency signal Fvco and a global clock signal CKRREFInteger number of cycles of VCO frequency signal Fvco within a cycle;
the inverting delay sampling circuit 23 includes: a fifth input terminal and a sixth input terminal; the fifth input end is connected with the voltage-controlled oscillator VCO and used for inputting a VCO frequency signal Fvco; the sixth input end is connected with a reference signal source REF _ SIG _ S and used for inputting a reference frequency signal FREF(ii) a Obtaining an inverted delay signal by performing multiple inverted delay processing on the VCO frequency signal Fvco, and obtaining a reference frequency signal FREFSampling the reversed phase delay signal to obtain a sampling signal;
a fractional period calculation unit 24 connected to an output terminal of the inverse delay sampling circuit 23 for calculating a reference frequency signal F based on the sampling signalREFThe difference between the rising edges of the VCO frequency signal Fvco adjacent to it and based on said difference, the reference frequency signal F is determinedREFThe decimal cycle number of the VCO frequency signal Fvco in the cycle;
an adder 25 connected to the outputs of the integer period calculation unit 22 and the fractional period calculation unit 24 for adding the integer to the fractional periodAdding the number of periods and the decimal period to obtain a reference frequency signal FREFThe number of complete cycles of the VCO frequency signal Fvco in the period;
and a digital control logic circuit 26, connected to the adder 25, for generating a control logic word based on the number of complete cycles to control the output frequency of the calibration voltage controlled oscillator VCO.
In the present embodiment, referring to fig. 2A, the fast automatic frequency calibration apparatus is used in a frequency synthesizer FS to perform fast calibration on an output frequency of a VCO, where the output frequency after the VCO calibration is used as a final output frequency of the FS.
The scheme applies the idea of a digital circuit to an FS analog circuit. The conversion of numbers into time by counting is the key to this scheme. The integer period calculating unit 22 and the decimal period calculating unit 24 are respectively provided with a counter, and since the clocks of the two counters are not synchronous, the calculation result may be inaccurate, and therefore the clocks need to be synchronized to form a global clock. The global clock generating circuit 21 outputs a frequency signal Fvco to a reference frequency signal F through the VCO as shown in fig. 3A and 3BREFAnd (4) oversampling.
The principle of calculating the number of the integer cycles: at the time when the rising edge of each VCO output frequency signal Fvco arrives, the counter of the integer period calculating unit 22 is incremented by 1, and the count result is output when the rising edge of the global clock signal CKR arrives, which is denoted by N, as shown in fig. 4. The difference between the two counts before and after being represented by FREFInteger number of cycles of Fvco output within a cycle.
In an implementation process, referring to fig. 2B, the integer period calculating unit 22 includes:
a first counter 221 for counting the reference frequency signal FREFPerforming accumulation counting under the triggering of the rising edge of the VCO frequency signal Fvco in a period to obtain a plurality of first count values;
a first count output unit 222 for outputting a plurality of first count values under the control of the global clock signal CKR;
a first calculation unit 223 for calculating a reference frequency signal based on a plurality of first count valuesFREFAn integer number of cycles of VCO frequency signal Fvco within a cycle.
In a specific implementation, the integer period calculation is realized by a high-speed counter. Due to the need to calculate an FREFThe integral number of cycles of the Fvco output during the cycle, the operating frequency of the first counter 221 is in the GHz level. The first counter 221 includes a multi-stage asynchronous counter and a multi-stage synchronous counter, and specifically, nine stages of counting are used, the first three stages of counters use asynchronous counters, and the last six stages use synchronous counters. The integer count is mainly an analog D flip-flop chain, and is not described in detail herein.
Obtaining a reference frequency signal F in a calculationREFReferring to fig. 2B, the inverse delay sampling circuit 23 includes, in addition to the integer number of periods of the VCO frequency signal Fvco in the period, the fractional period number that needs to be calculated based on the sampling signal output by the inverse delay sampling circuit 23, which includes:
the inverting delay unit 231 is configured to perform multiple times of inverting delay processing on the VCO frequency signal Fvco to obtain an inverting delay signal;
a sampling unit 232 for controlling the reference frequency signal FREFAnd sampling the reversed phase delay signal to obtain a sampling signal.
Specifically, the inverting delay unit 231 includes M inverters:
M≥Tvco/Tinv (I)
wherein, M is a positive integer, Tvco is the period time of the VCO frequency signal Fvco, and Tinv is the delay time of the inverter.
Still referring to fig. 2B, the fractional period calculating unit 24 includes:
a second counter 241 for counting the reference frequency signal F during the period of the VCO frequency signal FvcoREFThe rising edge of the first counting module is triggered to carry out accumulated counting to obtain a plurality of second counting values;
a second calculating unit 242, configured to obtain a plurality of sets of sampling signals corresponding to a plurality of second count values, and calculate a reference frequency signal F based on the plurality of sets of sampling signalsREFVCO frequency signal adjacent to its backThe difference between the rising edges of the signal Fvco and determining a reference frequency signal F based on said differenceREFFractional cycles of the VCO frequency signal Fvco within a cycle.
Specifically, as shown in FIG. 4, after retiming, CKR and FREFThere will be some error between them, since CKR is Fvco oversampling FREFObtained, thus CKR and FREFThe error between is FREFThe error epsilon between the next following Fvco rising edge needs to be calculated accurately to estimate the current division ratio. The error estimation method is shown in FIGS. 5A-5B, where FIG. 5A is a reference frequency signal FREFThe rising edge is close to the rising edge of the previous VCO output frequency Fvco, and FIG. 5B shows the reference frequency signal FREFThe rising edge is adjacent to the falling edge of the previous VCO output frequency Fvco.
First, F needs to be estimated separatelyREFThe delay difference Δ t between the rising edge and the previous Fvco rising and falling edgesrAnd Δ tfThen, the error is calculated by formula (II):
ε＝1-Δtr/TV (II)
wherein T isV＝2|Δtr-ΔtfL. VCO frequency signal Fvco is delayed by F after passing through a series of inverter delay chainsREFSampling the signal, and obtaining delta t through jump positions of 1-0 and 0-1 in the sampling resultrAnd Δ tfAnd then the error is calculated by the above formula.
In the implementation, the inverse delay sampling circuit 23 may be implemented by a Time-to-Digital Converter (TDC), as shown in fig. 6, which is a timing diagram of the TDC with a delay chain structure, and D (1) -D (8) are a plurality of delay signals of Fvco. E.g. at a reference frequency signal (F)REF) The 10 th clock rising edge, the result of the sampling is 10000111, the transition from 1 to 0 occurs at the first bit, and the transition from 0 to 1 occurs at the fifth bit, so that the reference frequency signal F can be obtainedREF Fvco rising edge 1 inverter delay T behind its front neighborinvAnd the frequency period of VCO is 2 x (5-1) to 8 inversionsTime delay of the device (8T)inv) And the phase error ε 10 thus calculated]＝1-Tinv/(8*Tinv) 7/8. By combining the TDC and the counter, an accurate value of the current frequency can be obtained within one period, so that automatic frequency calibration can be performed quickly. Meanwhile, the number M of inverters is required to satisfy the constraint of formula (I).
Further, a reference period (F) can be obtained by combining the number of integer periods and the number of fractional periodsREF) Number of cycles of the inner VCO.
Combining FIG. 4 with Table 1, F is an example of a countREFPeriod of 2.6, FVCOAnd FREFWith an initial phase difference epsilon, F after a first retimingREFAnd FVCOThere is a phase error of 0.7, and the count value C at the first rising edge of CKR is 1. Second retiming, FREFAnd FVCOThere is a phase error of 0.1 between them, and the output C at the second rising edge of CKR is 3. By calculating:
FREF[K]＝C[K]-C[K-1]+ε[K-1]-ε[K] (III)
i.e. a transient division ratio can be obtained. The results of each output are shown in table 1. That is, only two reference signal periods at most are needed to accurately calculate F at that timeREFAnd FVCOFrequency division ratio and FVCOAnd outputting the frequency.
TABLE 1 values of parameters each time a rising edge of CKR arrives
| K | ε[K] | C[K] | FREF[K] |
| 1 | 0.7 | 1 | |
| 2 | 0.1 | 3 | 2.6 |
| 3 | 0.5 | 6 | 2.6 |
| 4 | 0.9 | 9 | 2.6 |
| 5 | 0.3 | 11 | 2.6 |
| 6 | 0.7 | 14 | 2.6 |
The whole scheme of the automatic frequency calibration device applied to the frequency synthesizer is shown in fig. 7, the frequency synthesizer comprises a phase-locked loop (composed of a phase frequency detector PFD, a charge pump CP, a low pass filter LPF, a voltage controlled oscillator VCO and a frequency divider DIV) and the automatic frequency calibration device 2, when calibration is carried out, a loop is disconnected, and an output frequency signal F of the VCO is disconnectedVCOAnd a reference frequency signal FREFIs sent to the automatic frequency calibration device 2, and outputs a control logic adjusting word BN4 after calculation and comparison<5:0>And calibrating the VCO, wherein the calibrated output frequency of the VCO outputs a local oscillation signal LO through the synthesizer, namely the current final output frequency of the FS. Each comparison and calculation takes a total of 10 reference clock cycles and a total of 7 comparisons are performed, thus greatly reducing AFC calibration time. As shown in fig. 8, it can be seen that a total of 7 comparisons from the start to the end of the automatic frequency calibration took 1.4 us.
The technical effect of the scheme is that AFC calibration time is greatly reduced, and the traditional open-loop or closed-loop calibration needs dozens of microseconds, but the adoption of the AFC scheme based on the TDC can reduce the calibration time to within 2us, and the improvement effect is obvious.
Example two
Based on the same inventive concept, the embodiment of the invention also provides a quick automatic frequency calibration method, which comprises the following steps:
by controlling the VCO frequency signal Fvco to the reference frequency signal FREFOversampling to obtain a global clock signal CKR;
acquiring a reference frequency signal F by processing the VCO frequency signal Fvco and the global clock signal CKRREFInteger number of cycles of VCO frequency signal Fvco within a cycle;
obtaining an inverted delay signal by performing multiple inverted delay processing on the VCO frequency signal Fvco, and obtaining the inverted delay signal through the reference frequency signal FREFSampling the reversed phase delay signal to obtain a sampling signal;
calculating a reference frequency signal F based on the sampling signalREFThe difference between the rising edges of the VCO frequency signal Fvco adjacent to it and based on said difference, the reference frequency signal F is determinedREFThe decimal cycle number of the VCO frequency signal Fvco in the cycle;
adding the integer period number and the decimal period number to obtain a reference frequency signal FREFIntegrity of VCO frequency signal Fvco in cycleThe number of cycles;
and generating a control logic word based on the complete period number to control and calibrate the output frequency of the VCO.
Further, the multiple times of inverting delay processing are performed on the VCO frequency signal Fvco to obtain an inverting delay signal, which specifically includes:
obtaining an inverse delay signal by performing inverse delay processing on the VCO frequency signal Fvco for M times; wherein M is a positive integer, and M is more than or equal to Tvco/Tinv; wherein, Tvco is the cycle time of the VCO frequency signal Fvco, and Tinv is the delay time of the inverter.
In a specific implementation, the reference frequency signal F is calculated based on the sampling signalREFThe difference between the rising edges of the VCO frequency signal Fvco adjacent to it and based on said difference, the reference frequency signal F is determinedREFThe decimal cycle number of VCO frequency signal Fvco in the cycle specifically includes:
at a reference frequency signal F in the period of the VCO frequency signal FvcoREFThe rising edge of the first counting module is triggered to carry out accumulated counting to obtain a plurality of second counting values;
acquiring a plurality of groups of sampling signals corresponding to a plurality of second counting values respectively, and calculating a reference frequency signal F based on the plurality of groups of sampling signalsREFThe difference between the rising edges of the VCO frequency signal Fvco adjacent to it and based on said difference, the reference frequency signal F is determinedREFFractional cycles of the VCO frequency signal Fvco within a cycle.
According to the above description, the above fast automatic frequency calibration method is applied to the above fast automatic frequency calibration apparatus, so the method is consistent with one or more embodiments of the above apparatus, and is not repeated here.
While preferred embodiments of the present invention have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. Therefore, it is intended that the appended claims be interpreted as including preferred embodiments and all such alterations and modifications as fall within the scope of the invention.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (10)
1. A fast automatic frequency calibration device, comprising:
a global clock generation circuit comprising: a first input terminal and a second input terminal; the first input end is connected with the voltage-controlled oscillator and used for inputting VCO frequency signals; the second input end is connected with a reference signal source and used for inputting a reference frequency signal; oversampling a reference frequency signal by controlling a VCO frequency signal to obtain a global clock signal;
an integer period calculation unit comprising: a third input terminal and a fourth input terminal; the third input end is connected with the voltage-controlled oscillator and used for inputting a VCO frequency signal; the fourth input end is connected with the global clock generating circuit and used for inputting the global clock signal; processing the VCO frequency signal and the global clock signal to obtain the integer period number of the VCO frequency signal in the reference frequency signal period;
an inverting delayed sampling circuit comprising: a fifth input terminal and a sixth input terminal; the fifth input end is connected with the voltage-controlled oscillator and used for inputting VCO frequency signals; the sixth input end is connected with the reference signal source and used for inputting a reference frequency signal; carrying out multiple times of inverse delay processing on a VCO frequency signal to obtain an inverse delay signal, and sampling the inverse delay signal through the reference frequency signal to obtain a sampling signal;
the fractional period calculating unit is connected with the output end of the reverse phase delay sampling circuit and used for calculating the difference value between the reference frequency signal and the rising edge of the VCO frequency signal adjacent to the reference frequency signal on the basis of the sampling signal and determining the number of fractional periods of the VCO frequency signal in the reference frequency signal period on the basis of the difference value;
the adder is connected with the output ends of the integer period calculating unit and the decimal period calculating unit and is used for adding the integer period number and the decimal period number to obtain the complete period number of the VCO frequency signal in the reference frequency signal period;
and the digital control logic circuit is connected with the adder and is used for generating a control logic word based on the number of the complete cycles so as to control and calibrate the output frequency of the voltage-controlled oscillator.
2. The fast automatic frequency calibration device according to claim 1, wherein said integer period calculation unit further comprises:
the first counter is used for performing accumulated counting under the triggering of the rising edge of the VCO frequency signal in the period of the reference frequency signal to obtain a plurality of first count values;
a first count output unit for outputting a plurality of first count values under control of the global clock signal;
and the first calculating unit is used for calculating the integer period number of the VCO frequency signal in the period of the reference frequency signal based on the plurality of first counting values.
3. The fast automatic frequency calibration device according to claim 2, wherein the operating frequency of the first counter is in the GHz range, and the first counter comprises a multi-stage asynchronous counter and a multi-stage synchronous counter.
4. The fast automatic frequency calibration device according to claim 1, wherein the inverting delayed sampling circuit further comprises:
the phase-reversal delay unit is used for carrying out multiple phase-reversal delay processing on the VCO frequency signal to obtain a phase-reversal delay signal;
and the sampling unit is used for controlling the reference frequency signal to sample the reversed phase delay signal to obtain a sampling signal.
5. The apparatus of claim 4, wherein the inverting delay unit comprises M inverters, M is a positive integer, M ≧ Tvco/Tinv;
wherein, Tvco is the period time of the VCO frequency signal, and Tinv is the delay time of the inverter.
6. The fast automatic frequency calibration apparatus according to claim 1, wherein the fractional period calculation unit comprises:
the second counter is used for performing accumulated counting under the triggering of the rising edge of the reference frequency signal in the period of the VCO frequency signal to obtain a plurality of second count values;
and the second calculating unit is used for acquiring a plurality of groups of sampling signals corresponding to the plurality of second counting values respectively, calculating a difference value between the reference frequency signal and the rising edge of the VCO frequency signal adjacent to the reference frequency signal behind the reference frequency signal based on the plurality of groups of sampling signals, and determining the number of decimal cycles of the VCO frequency signal in the reference frequency signal period based on the difference value.
7. The fast automatic frequency calibration device according to claim 1, wherein the global clock signal is used to synchronize counters in the integer period calculation unit and the fractional period calculation unit.
8. A fast automatic frequency calibration method is characterized by comprising the following steps:
oversampling a reference frequency signal by controlling a VCO frequency signal to obtain a global clock signal;
processing the VCO frequency signal and the global clock signal to obtain the integer period number of the VCO frequency signal in the reference frequency signal period;
carrying out multiple times of inverse delay processing on a VCO frequency signal to obtain an inverse delay signal, and sampling the inverse delay signal through the reference frequency signal to obtain a sampling signal;
calculating a difference value between the reference frequency signal and the rising edge of the VCO frequency signal adjacent to the reference frequency signal on the basis of the sampling signal, and determining the number of fractional cycles of the VCO frequency signal in the reference frequency signal cycle on the basis of the difference value;
adding the integer period number and the decimal period number to obtain the complete period number of the VCO frequency signal in the reference frequency signal period;
and generating a control logic word based on the complete period number to control and calibrate the output frequency of the voltage-controlled oscillator.
9. The fast automatic frequency calibration method according to claim 8, wherein the inverse delay signal is obtained by performing inverse delay processing on the VCO frequency signal for a plurality of times, specifically:
obtaining an inverse delay signal by performing inverse delay processing on the VCO frequency signal for M times; wherein M is a positive integer, and M is more than or equal to Tvco/Tinv; wherein, Tvco is the period time of the VCO frequency signal, and Tinv is the delay time of the inverter.
10. The method for fast automatic frequency calibration according to claim 8, wherein the calculating a difference between the reference frequency signal and a subsequent adjacent rising edge of the VCO frequency signal based on the sampling signal and determining the number of fractional periods of the VCO frequency signal in the reference frequency signal period based on the difference comprises:
performing accumulation counting under the triggering of the rising edge of the reference frequency signal in the period of the VCO frequency signal to obtain a plurality of second counting values;
and acquiring a plurality of groups of sampling signals corresponding to the plurality of second counting values respectively, calculating a difference value between the reference frequency signal and the rising edge of the VCO frequency signal adjacent to the reference frequency signal behind the reference frequency signal based on the plurality of groups of sampling signals, and determining the number of decimal cycles of the VCO frequency signal in the period of the reference frequency signal based on the difference value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010534955.0A CN113810046A (en) | 2020-06-12 | 2020-06-12 | Quick automatic frequency calibration device and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010534955.0A CN113810046A (en) | 2020-06-12 | 2020-06-12 | Quick automatic frequency calibration device and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113810046A true CN113810046A (en) | 2021-12-17 |
Family
ID=78944060
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010534955.0A Pending CN113810046A (en) | 2020-06-12 | 2020-06-12 | Quick automatic frequency calibration device and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113810046A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114499147A (en) * | 2022-02-24 | 2022-05-13 | 浙江赛思电子科技有限公司 | Calibration circuit, calibration method, calibration device and medium of delay circuit |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2009122843A1 (en) * | 2008-03-31 | 2009-10-08 | 日本電気株式会社 | Frequency synthesizer and method for controlling oscillation frequency of oscillator |
| CN101741382A (en) * | 2009-11-19 | 2010-06-16 | 复旦大学 | Low-error high-speed frequency automatic calibration circuit of broadband frequency synthesizer |
| CN102299709A (en) * | 2011-04-27 | 2011-12-28 | 广州润芯信息技术有限公司 | High precision pulse width comparator based on time-to-digit conversion |
| JP2012049660A (en) * | 2010-08-25 | 2012-03-08 | Renesas Electronics Corp | Phase lock loop |
| CN103814524A (en) * | 2011-08-05 | 2014-05-21 | 高通股份有限公司 | Phase locked loop with phase correction in feedback loop |
| CN111224636A (en) * | 2018-11-26 | 2020-06-02 | 意法半导体股份有限公司 | Ultra low power, real time clock generator and jitter compensation method |
| CN212231425U (en) * | 2020-06-12 | 2020-12-25 | 连云港坤芯微电子科技有限公司 | Quick automatic frequency calibration device |
-
2020
- 2020-06-12 CN CN202010534955.0A patent/CN113810046A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2009122843A1 (en) * | 2008-03-31 | 2009-10-08 | 日本電気株式会社 | Frequency synthesizer and method for controlling oscillation frequency of oscillator |
| CN101741382A (en) * | 2009-11-19 | 2010-06-16 | 复旦大学 | Low-error high-speed frequency automatic calibration circuit of broadband frequency synthesizer |
| JP2012049660A (en) * | 2010-08-25 | 2012-03-08 | Renesas Electronics Corp | Phase lock loop |
| CN102299709A (en) * | 2011-04-27 | 2011-12-28 | 广州润芯信息技术有限公司 | High precision pulse width comparator based on time-to-digit conversion |
| CN103814524A (en) * | 2011-08-05 | 2014-05-21 | 高通股份有限公司 | Phase locked loop with phase correction in feedback loop |
| CN111224636A (en) * | 2018-11-26 | 2020-06-02 | 意法半导体股份有限公司 | Ultra low power, real time clock generator and jitter compensation method |
| CN212231425U (en) * | 2020-06-12 | 2020-12-25 | 连云港坤芯微电子科技有限公司 | Quick automatic frequency calibration device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114499147A (en) * | 2022-02-24 | 2022-05-13 | 浙江赛思电子科技有限公司 | Calibration circuit, calibration method, calibration device and medium of delay circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9170564B2 (en) | Time-to-digital converter and PLL circuit using the same | |
| US8193963B2 (en) | Method and system for time to digital conversion with calibration and correction loops | |
| US8754713B2 (en) | PLL circuit with improved phase difference detection | |
| US7583152B2 (en) | Phase-locked loop with self-correcting phase-to-digital transfer function | |
| JP5021871B2 (en) | Digital small phase detector | |
| JP5347534B2 (en) | Phase comparator, PLL circuit, and phase comparator control method | |
| US20050186920A1 (en) | Apparatus for and method of noise suppression and dithering to improve resolution quality in a digital RF processor | |
| US20110074514A1 (en) | Frequency measurement circuit and pll synthesizer provided therewith | |
| CN107294530B (en) | Calibration method and apparatus for high time To Digital Converter (TDC) resolution | |
| CN109239676B (en) | Frequency modulation continuous wave generating device | |
| CN212231425U (en) | Quick automatic frequency calibration device | |
| US8248104B2 (en) | Phase comparator and phase-locked loop | |
| KR20110127000A (en) | Frequency synthesizer and fast automatic calibration device therefor | |
| JP5333439B2 (en) | Frequency synthesizer and oscillation frequency control method of oscillator | |
| US9698807B1 (en) | Time signal conversion using dual time-based digital-to-analog converters | |
| EP4143975B1 (en) | Time to digital converter calibration | |
| US7298790B2 (en) | Low frequency self-calibration of a PLL with multiphase clocks | |
| CN113810046A (en) | Quick automatic frequency calibration device and method | |
| US10018970B2 (en) | Time-to-digital system and associated frequency synthesizer | |
| CN111049518A (en) | Digital delay phase-locked loop and locking method thereof | |
| EP3761509A1 (en) | Phase-locked loop circuit | |
| US20070252620A1 (en) | Phase offset control phase-frequency detector | |
| CN110581708B (en) | Frequency-locked loop type full digital frequency synthesizer | |
| CN109283832B (en) | Low-power-consumption time-to-digital converter and PHV compensation method thereof | |
| Huang et al. | A time-to-digital converter based AFC for wideband frequency synthesizer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20231219 Address after: 430000, East of Changjiashan Road and North of Huacheng Avenue, Wuhan Donghu New Technology Development Zone, Wuhan City, Hubei Province, China. Building 2, Phase 1.2, Wuhan Software New City, 14th Floor (4), Factory Building Applicant after: WUHAN SYNTEK Ltd. Address before: 222002 17-2-1901, Huaguoshan Avenue, high tech Industrial Development Zone, Lianyungang City, Jiangsu Province Applicant before: Lianyungang Kunxin Microelectronics Technology Co.,Ltd. |
|
| TA01 | Transfer of patent application right |