CN113656250A - Method for realizing lower computer board card state monitoring technology - Google Patents
Method for realizing lower computer board card state monitoring technology Download PDFInfo
- Publication number
- CN113656250A CN113656250A CN202110949896.8A CN202110949896A CN113656250A CN 113656250 A CN113656250 A CN 113656250A CN 202110949896 A CN202110949896 A CN 202110949896A CN 113656250 A CN113656250 A CN 113656250A
- Authority
- CN
- China
- Prior art keywords
- board card
- lower computer
- port ram
- dual
- software
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012544 monitoring process Methods 0.000 title claims abstract description 31
- 238000000034 method Methods 0.000 title claims abstract description 24
- 230000007246 mechanism Effects 0.000 claims description 9
- 230000002452 interceptive effect Effects 0.000 claims description 7
- 230000007717 exclusion Effects 0.000 claims description 6
- 238000012545 processing Methods 0.000 claims description 6
- 238000013507 mapping Methods 0.000 claims description 3
- 238000004806 packaging method and process Methods 0.000 claims description 3
- 230000003993 interaction Effects 0.000 abstract description 4
- 238000013461 design Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3024—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3055—Monitoring arrangements for monitoring the status of the computing system or of the computing system component, e.g. monitoring if the computing system is on, off, available, not available
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3065—Monitoring arrangements determined by the means or processing involved in reporting the monitored data
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention relates to a method for realizing a lower computer board card state monitoring technology, and belongs to the field of computer control. The invention adds a dual-port RAM chip and a PCI bridge chip into a lower computer module card, prepares a dual-port RAM interaction protocol, and defines data elements and data formats to be interacted between the lower computer card and an upper computer; compiling a lower computer board card state monitoring software module, wherein the software module is used for reading the board card running state and the software execution condition in real time and writing the result into a double-port RAM protocol area according to protocol regulations; and the upper computer software inquires the running state of the board card in real time, and the upper computer inquires the running state of the board card and runs a background service task. The invention opens the channel between the lower computer board card and the upper computer by introducing the device of the dual-port RAM, so that the software of the upper computer can indirectly access the resource of the lower computer board card.
Description
Technical Field
The invention belongs to the field of computer control, and particularly relates to a method for realizing a lower computer board card state monitoring technology.
Background
In the engineering control fields of military, aerospace, ships and the like, a computer system generally adopts a PCI (peripheral component interconnect), a PCI-E (peripheral component interconnect-express) or a VPX (virtual private network) bus, and each functional interface module is hung on the bus to complete corresponding functions. And the function module is used as an independent function module, receives data and commands of the upper computer, completes data transmission and command execution, and feeds back data and commands of external data to the upper computer. In general, these interface modules play the role of a "black box", and when the command issued by the host is not fed back, the working state and the fault information of the "lower computer" cannot be acquired in many cases.
In order to solve the problem, from the perspective of system architecture design, a dual-port RAM (random access memory) is introduced into an interface module board card, and bidirectional interaction between an upper computer and a module board card CPU is completed through a PCI bus interface, so that a design scheme for acquiring state information of the interface module board card and completing state monitoring is provided.
Disclosure of Invention
Technical problem to be solved
The invention aims to solve the technical problem of how to provide a method for realizing the board card state monitoring technology of a lower computer so as to solve the problem that the lower computer is in a black box state in the system operation process.
(II) technical scheme
In order to solve the technical problem, the invention provides a method for implementing a lower computer board card state monitoring technology, which comprises the following steps:
s1, adding a dual-port RAM chip and a PCI bridge chip into the lower computer module card
One end of the double-port RAM chip is connected with the board card CPU, the other end of the double-port RAM chip is connected to Local Bus, and the Local Bus is adapted to a PCI Bus through a PCI bridge chip;
s2, making double-port RAM interactive protocol
Data elements and data formats to be interacted between the lower computer board card and the upper computer are determined;
s3, compiling lower computer board card state monitoring software module
The software module is used for reading the running state of the board card and the software execution condition in real time and writing the result into a dual-port RAM protocol area according to the protocol specification;
s4, real-time inquiry board card running state of upper computer software
The upper computer inquires the state and runs in a background service task, and reads the board card state from the dual-port RAM protocol area according to a certain frequency through a handshake mutual exclusion mechanism with the lower computer software, and sends the result to a system message queue for the upper application to use.
Further, the dual-port RAM chip employs IDT 70261.
Further, the PCI bridge is PCI 9052.
Further, in the step S1: the dual-port RAM chip is connected with the lower computer board card CPU through an address line and a data line;
the dual-port RAM chip is connected to a Local Bus through an address line and a data line, and the PCI bridge chip is hung on the PCI Bus.
Further, step S2 specifically includes:
s21, determining board card state items needing to be monitored;
and S22, one-to-one mapping the required items to the specific units of the dual-port RAM, and defining the access form and the corresponding protocol.
Further, the status items include CPU running time, initialization board result, software running time sequence, recording occurring errors and register access records.
Further, the protocol includes the following contents: the method comprises the steps of receiving a normal working command, receiving a self-checking command, receiving a reset command, completing a self-checking task, completing a reset task, operating an error code 1, an error code 2, an error code 3, a timer working state, an initial message processing mark, a self-loop message processing mark, a message sending processing mark, a serial port 5, a serial port 6 soft reset mark and a host command release signal lamp.
Further, the step S3 specifically includes:
s31, defining a corresponding data structure in the software module according to the monitoring item determined in the step S2;
s32, reading the running state of the board card and the software execution condition, and writing a code to assign a value to the data structure in S31;
s33, writing the data structure defined in the S31 into the dual-port RAM according to the protocol established in the step 2;
and S34, packaging the work of the steps S31, S32 and S33 into functions, inserting the functions into proper positions of the software modules, and calling periodically.
Further, the step S32 specifically includes: the code is written to assign values to the data structure in S31 by reading the CPU registers, software run pointers, and error records.
Further, the step S4 specifically includes:
s41, creating background tasks or threads in the upper computer software;
s42, establishing an interactive mutual exclusion mechanism by using a signal lamp principle of the dual-port RAM chip, and reading monitoring state information written by the board card of the lower computer from a dual-port RAM protocol field when the upper computer obtains the access right;
and S43, sending the information acquired in the step S42 to a system message queue, and directly acquiring the information by upper computer software when needed.
(III) advantageous effects
The invention provides a method for realizing the state monitoring technology of a lower computer board card, which can realize the monitoring of the upper computer on the state of the lower computer board card. According to the scheme, from the perspective of system design, a double-port RAM is introduced, a channel between a lower computer board card and an upper computer is opened, so that upper computer software can indirectly access resources of the lower computer board card, and a monitoring means is established.
Drawings
Fig. 1 is a process diagram for implementing the state monitoring technology of the board card of the lower computer according to the present invention;
FIG. 2 is a schematic circuit diagram of the present invention.
Detailed Description
In order to make the objects, contents and advantages of the present invention clearer, the following detailed description of the embodiments of the present invention will be made in conjunction with the accompanying drawings and examples.
The invention belongs to a technical scheme for realizing the state monitoring of a board card of a lower computer in a computer control system of the lower computer. The invention provides a scheme for state interaction between an upper computer and a lower computer, which solves the problem that the lower computer is in a black box state in the running process of a system.
The invention aims to solve the problem that the upper computer monitors the state of the lower computer in real time in an embedded computer control system.
In order to achieve the purpose, the invention adopts the following technical scheme.
S1, adding a dual-port RAM chip and a PCI bridge chip into the lower computer module card
The dual-port RAM chip adopts IDT70261, and the PCI bridge chip adopts PCI 9052. One end of the IDT70261 of the double-port RAM chip is connected with the board card CPU, the other end of the IDT70261 of the double-port RAM chip is connected to Local Bus, and the Local Bus is adapted to a PCI Bus through a PCI bridge, so that a mechanism that the upper computer CPU and the lower computer CPU can access the double-port RAM is achieved.
S2, making double-port RAM interactive protocol
And data elements and data formats to be interacted between the lower computer board card and the upper computer are determined.
S3, compiling lower computer board card state monitoring software module
The software module is used for reading the running state of the board card and the software execution condition in real time and writing the result into a dual-port RAM protocol area according to the protocol specification.
S4, real-time inquiry board card running state of upper computer software
The upper computer inquires the state and runs in a background service task, and reads the board card state from the dual-port RAM protocol area according to a certain frequency through a handshake mutual exclusion mechanism with the lower computer software, and sends the result to a system message queue for the upper application to use.
With reference to fig. 1, in order to implement a technical means for the upper computer to monitor the board card state of the lower computer, a dual-port RAM mechanism is used to achieve data interaction between a board card data line and a PCI bus, thereby completing a technical method for the upper computer to acquire the state of the lower computer. The present invention will be further described below.
S1, adding a module board card into a double-port RAM chip and a PCI bridge card
The PCI bridge chip is 9052 which is a PCI Bus target interface circuit, a Local Bus (Local Bus) of the PCI bridge chip can be set into a multiplexing Bus through programming, an ISA interface is provided, and the PCI bridge chip can be matched with the PCI Bus.
This is accomplished in particular by the following circuit design:
the circuit is characterized in that a double-port RAM chip and a lower computer board card CPU are connected through an address line and a data line;
and the double-port RAM chip is connected to a circuit between Local buses of the PCI bridge chip through an address line and a data line.
And the PCI bridge plate is hung to the circuit on the PCI bus.
The overall circuit connection schematic is shown in fig. 2:
s2, making double-port RAM interactive protocol
S21, determining board state items needing to be monitored, such as CPU running time, board initialization results, software running time sequence, recording errors and register access records;
s22, one-to-one mapping the above requirement items to the specific units of the dual-port RAM, and defining the access form and the corresponding protocol, wherein the specific protocol is as follows:
s3, compiling lower computer board card state monitoring software module
S31, defining a corresponding data structure in the software module according to the monitoring item determined in the step S2;
and S32, writing codes to assign values to the data structure in the S31 by reading a CPU register, a software operation pointer, an error record and the like.
S33, writing the data structure defined in the S31 into the dual-port RAM according to the protocol established in the step 2;
and S34, packaging the work of the steps S31, S32 and S33 into functions, inserting the functions into proper positions of the software modules, and calling periodically.
S4, real-time inquiry board card running state of upper computer software
And S41, creating background tasks or threads in the upper computer software.
S42, establishing an interactive mutual exclusion mechanism by using a signal lamp principle of the double-port RAM chip IDT70261, and reading monitoring state information written by the board card of the lower computer from a double-port RAM protocol field when the upper computer obtains the access right.
And S43, sending the information acquired in the step S42 to a system message queue, and directly acquiring the information by upper computer software when needed.
By utilizing the technical scheme and adopting the operation steps, the invention can realize the monitoring of the upper computer on the board card state of the lower computer. According to the scheme, from the perspective of system design, a double-port RAM is introduced, a channel between a lower computer board card and an upper computer is opened, so that upper computer software can indirectly access resources of the lower computer board card, and a monitoring means is established.
The key points of the invention are as follows:
a method for realizing the board card state monitoring technology of a lower computer comprises the following steps:
(1) establishing an access channel between an upper computer and a lower computer;
(2) acquiring the running state of the board card in a software mode;
(3) system for reading and writing board card state in software mode
Further, a dual-port RAM mechanism is introduced and is hung on a PCI bus of an upper computer;
further, the lower computer board card software is responsible for writing the running state into the dual-port RAM;
further, background service is added into the upper computer software, and the state information of the lower computer board card is periodically read and sent to a system message queue.
The above description is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, several modifications and variations can be made without departing from the technical principle of the present invention, and these modifications and variations should also be regarded as the protection scope of the present invention.
Claims (10)
1. A method for realizing the lower computer board card state monitoring technology is characterized by comprising the following steps:
s1, adding a dual-port RAM chip and a PCI bridge chip into the lower computer module card
One end of the dual-port RAM chip is connected with the board card CPU, the other end of the dual-port RAM chip is connected to LocalBus, and the LocalBus is adapted to a PCI bus through a PCI bridge chip;
s2, making double-port RAM interactive protocol
Data elements and data formats to be interacted between the lower computer board card and the upper computer are determined;
s3, compiling lower computer board card state monitoring software module
The software module is used for reading the running state of the board card and the software execution condition in real time and writing the result into a dual-port RAM protocol area according to the protocol specification;
s4, real-time inquiry board card running state of upper computer software
The upper computer inquires the state and runs in a background service task, and reads the board card state from the dual-port RAM protocol area according to a certain frequency through a handshake mutual exclusion mechanism with the lower computer software, and sends the result to a system message queue for the upper application to use.
2. The method for implementing the lower computer board card state monitoring technology according to claim 1, wherein the dual-port RAM chip employs an IDT 70261.
3. The method for implementing the lower computer board card status monitoring technology according to claim 1, wherein the PCI bridge is a PCI 9052.
4. The method for implementing the lower computer board card status monitoring technology according to claim 1, wherein in step S1: the dual-port RAM chip is connected with the lower computer board card CPU through an address line and a data line; the dual-port RAM chip is connected to a Local Bus through an address line and a data line, and the PCI bridge chip is hung on the PCI Bus.
5. The method for implementing the lower computer board card status monitoring technology according to any one of claims 1 to 4, wherein the step S2 specifically includes:
s21, determining board card state items needing to be monitored;
and S22, one-to-one mapping the required items to the specific units of the dual-port RAM, and defining the access form and the corresponding protocol.
6. The method for implementing the lower computer board status monitoring technology according to claim 5, wherein the status items include CPU running time, initialization board result, software running timing, logging errors and register access log.
7. The method for implementing the lower computer board card status monitoring technology according to claim 5, wherein the protocol includes contents of: the method comprises the steps of receiving a normal working command, receiving a self-checking command, receiving a reset command, completing a self-checking task, completing a reset task, operating an error code 1, an error code 2, an error code 3, a timer working state, an initial message processing mark, a self-loop message processing mark, a message sending processing mark, a serial port 5, a serial port 6 soft reset mark and a host command release signal lamp.
8. The method for implementing the lower computer board card state monitoring technology according to claim 5, wherein the step S3 specifically includes:
s31, defining a corresponding data structure in the software module according to the monitoring item determined in the step S2;
s32, reading the running state of the board card and the software execution condition, and writing a code to assign a value to the data structure in S31;
s33, writing the data structure defined in the S31 into the dual-port RAM according to the protocol established in the step 2;
and S34, packaging the work of the steps S31, S32 and S33 into functions, inserting the functions into proper positions of the software modules, and calling periodically.
9. The method for implementing the lower computer board card status monitoring technology according to claim 8, wherein the step S32 specifically includes: the code is written to assign values to the data structure in S31 by reading the CPU registers, software run pointers, and error records.
10. The method for implementing the lower computer board card status monitoring technology according to claim 8, wherein the step S4 specifically includes:
s41, creating background tasks or threads in the upper computer software;
s42, establishing an interactive mutual exclusion mechanism by using a signal lamp principle of the dual-port RAM chip, and reading monitoring state information written by the board card of the lower computer from a dual-port RAM protocol field when the upper computer obtains the access right;
and S43, sending the information acquired in the step S42 to a system message queue, and directly acquiring the information by upper computer software when needed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110949896.8A CN113656250B (en) | 2021-08-18 | 2021-08-18 | Method for implementing lower computer board card state monitoring technology |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110949896.8A CN113656250B (en) | 2021-08-18 | 2021-08-18 | Method for implementing lower computer board card state monitoring technology |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113656250A true CN113656250A (en) | 2021-11-16 |
| CN113656250B CN113656250B (en) | 2024-04-05 |
Family
ID=78492247
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110949896.8A Active CN113656250B (en) | 2021-08-18 | 2021-08-18 | Method for implementing lower computer board card state monitoring technology |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113656250B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1069456A (en) * | 1996-04-30 | 1998-03-10 | Texas Instr Inc <Ti> | Method for forming packet control list for controlling dma machine in packet data communication system, and format therefor |
| CN202066742U (en) * | 2011-04-15 | 2011-12-07 | 杭州朗杰测控技术开发有限公司 | Dynamic test card |
| CN102806683A (en) * | 2012-08-22 | 2012-12-05 | 天津大学 | Special PCI (Peripheral Component Interconnect)-based hydraulic machine motion control method and controller |
| CN111858445A (en) * | 2020-07-09 | 2020-10-30 | 天津津航计算技术研究所 | CAN bus drive design method based on dual-port RAM communication under vxworks system |
| CN111858444A (en) * | 2020-07-09 | 2020-10-30 | 天津津航计算技术研究所 | CAN bus driver design method based on dual-port RAM communication under Windows system |
| CN111858446A (en) * | 2020-07-09 | 2020-10-30 | 天津津航计算技术研究所 | CAN bus communication module design method based on dual-port RAM communication under Windows system |
-
2021
- 2021-08-18 CN CN202110949896.8A patent/CN113656250B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1069456A (en) * | 1996-04-30 | 1998-03-10 | Texas Instr Inc <Ti> | Method for forming packet control list for controlling dma machine in packet data communication system, and format therefor |
| CN202066742U (en) * | 2011-04-15 | 2011-12-07 | 杭州朗杰测控技术开发有限公司 | Dynamic test card |
| CN102806683A (en) * | 2012-08-22 | 2012-12-05 | 天津大学 | Special PCI (Peripheral Component Interconnect)-based hydraulic machine motion control method and controller |
| CN111858445A (en) * | 2020-07-09 | 2020-10-30 | 天津津航计算技术研究所 | CAN bus drive design method based on dual-port RAM communication under vxworks system |
| CN111858444A (en) * | 2020-07-09 | 2020-10-30 | 天津津航计算技术研究所 | CAN bus driver design method based on dual-port RAM communication under Windows system |
| CN111858446A (en) * | 2020-07-09 | 2020-10-30 | 天津津航计算技术研究所 | CAN bus communication module design method based on dual-port RAM communication under Windows system |
Non-Patent Citations (2)
| Title |
|---|
| 李峦;李军求;: "基于PCI总线的电动车辆综合信息监视系统设计与应用", 现代电子技术, no. 13, 15 July 2006 (2006-07-15), pages 122 - 124 * |
| 熊飞;魏宗寿;: "基于PCI总线的智能双通道RS422通信卡设计", 铁路计算机应用, vol. 19, no. 07, pages 54 - 57 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113656250B (en) | 2024-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100568187C (en) | A kind of method and apparatus that is used for debugging message is carried out mask | |
| KR100290944B1 (en) | An apparatus and method for providing an interface to a compound universal serial bus controller | |
| EP1086423B1 (en) | Testing device driver reliability | |
| US6915343B1 (en) | System and method of running diagnostic testing programs on a diagnostic adapter card and analyzing the results for diagnosing hardware and software problems on a network computer | |
| US4792896A (en) | Storage controller emulator providing transparent resource sharing in a computer system | |
| US6865731B2 (en) | Method and computer program product for testing application program software | |
| US7958399B2 (en) | Embedded systems debugging | |
| US7409478B2 (en) | Peripheral hardware devices providing multiple interfaces and related systems and methods | |
| CN107066746B (en) | Method for realizing PCA9555 function through CPLD based on I2C interface | |
| CN103077147B (en) | A kind of global function 1553B bus IP Core based on chained list | |
| CN102132246A (en) | Debug message generation using a selected address type | |
| US6973598B2 (en) | Computer system with improved data capture system | |
| US5307482A (en) | Computer, non-maskable interrupt trace routine override | |
| CN106126465A (en) | A kind of data transmission method and device | |
| CN109992556A (en) | A kind of I2C driving method and device | |
| TWI393003B (en) | Remote hardware inspection system and method | |
| KR100801759B1 (en) | Device and system for debugging device using control bus | |
| CN113127291A (en) | Micro-controller | |
| CN101795204A (en) | Remote hardware detection system and method | |
| CN113656250A (en) | Method for realizing lower computer board card state monitoring technology | |
| CN114745257B (en) | Data frame debugging method, device, equipment and storage medium | |
| US6715110B1 (en) | External debug card sharing a communication bus | |
| CN104572515A (en) | Tracking module, method, system and SOC (System-On-Chip) | |
| CN112052132B (en) | Method, device, equipment and medium for debugging plug-in chip through SDIO interface | |
| US6710620B2 (en) | Bus interface for I/O device with memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |