CN112882529A - Swing amplitude detection circuit with DC offset elimination - Google Patents
Swing amplitude detection circuit with DC offset elimination Download PDFInfo
- Publication number
- CN112882529A CN112882529A CN202011634876.3A CN202011634876A CN112882529A CN 112882529 A CN112882529 A CN 112882529A CN 202011634876 A CN202011634876 A CN 202011634876A CN 112882529 A CN112882529 A CN 112882529A
- Authority
- CN
- China
- Prior art keywords
- input end
- voltage
- input
- detection
- generating circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 title claims abstract description 86
- 230000008030 elimination Effects 0.000 title abstract description 10
- 238000003379 elimination reaction Methods 0.000 title abstract description 10
- 238000013139 quantization Methods 0.000 claims abstract description 28
- 239000003990 capacitor Substances 0.000 claims description 42
- 230000000903 blocking effect Effects 0.000 claims description 6
- 230000000694 effects Effects 0.000 abstract description 3
- 238000000034 method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000010355 oscillation Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/262—Current mirrors using field-effect transistors only
Abstract
The invention provides a swing amplitude detection circuit with DC offset elimination, wherein a first input end of a detection voltage generation circuit is connected with a positive end of a voltage-controlled oscillator, a second input end of the detection voltage generation circuit is connected with a negative end of the voltage-controlled oscillator, a third input end and a fourth input end of the detection voltage generation circuit are connected with a bias voltage, a first input end and a second input end of a reference voltage generation circuit are connected with the bias voltage, an output end of the detection voltage generation circuit is connected with a first input end of a quantization encoder, an output end of the reference voltage generation circuit is connected with a second input end of the quantization encoder, and the quantization encoder is provided with a plurality of output ends. The invention eliminates the direct current component in the detection signal and codes by generating the reference voltage with the direct current signal and comparing the reference voltage with the detection signal, thereby realizing the effect of eliminating the direct current offset and having the advantages of simple structure, small layout area and low power consumption.
Description
Technical Field
The invention relates to the technical field of swing detection of voltage-controlled oscillators, in particular to a swing detection circuit with DC offset elimination.
Background
With the increasing integration level and the increasing operating frequency of chips, wireless communication systems, high-speed digital circuits and the like provide pure and stable clock signals by integrating on-chip clock sources. The phase-locked loop is a traditional clock generation circuit, has a stable closed loop system, excellent anti-interference capability and a wide output frequency range, and is widely applied to the market. The phase noise characteristic of the phase-locked loop is improved, clock jitter is reduced, the application requirement of a high-performance system can be met, and the requirement of low power consumption is met while the performance is improved, so that the phase noise characteristic is an important index of high-integration electronic equipment. Therefore, a high performance, low power phase locked loop is a very important feature.
A conventional phase-locked loop circuit generally includes a reference clock, a phase frequency detector, a charge pump, a loop filter, a voltage-controlled oscillator, and a digital frequency divider. The voltage-controlled oscillator is an important component module of the phase-locked loop and is a constraint factor for designing the high-performance low-power-consumption phase-locked loop. The degraded VCO (voltage controlled oscillator) signal is liable to cause mixing and flooding of the near-end signal in the communication system, and the highly disturbed clock signal may cause instability of the high-speed digital circuit. The LC oscillator is widely applied to a phase-locked loop system at present, consists of an inductance-capacitance array and an oscillation starting tube, and has the advantages of high frequency, low phase noise and small jitter. In a conventional free-running LC oscillator or a current mirror controlled LC oscillator, the device characteristics are changed due to the influence of process, voltage and temperature (PVT), so that an excessively high output voltage swing or an excessively low output voltage swing is generated, which may result in the performance degradation of the voltage-controlled oscillator. Meanwhile, in order to ensure that the LC oscillator can start oscillation normally under PVT, more power consumption needs to be added to meet the requirement, and the power consumption is redundant under the condition that the output swing is too high. In order to make the LC oscillator operate in a normal swing range and increase effective utilization of power consumption, swing control is usually performed on the voltage-controlled oscillator.
The digital swing control can avoid the stability problem of an analog control loop, and the traditional swing detection circuit has larger direct current drift under the influence of PVT, and has larger direct current deviation if the detected analog signal is directly subjected to digital code conversion. And the reference circuit is adopted to generate the reference voltage and convert the reference voltage into the reference digital code, and the direct current deviation is eliminated through a digital technology, so that larger area and power consumption are required.
Disclosure of Invention
In order to overcome the defects of the prior art, the invention aims to provide a swing amplitude detection circuit with direct current offset elimination, which is suitable for a swing amplitude digital detection system of a voltage-controlled oscillator.
The invention provides a swing amplitude detection circuit with DC offset elimination, which comprises a detection voltage generation circuit, a reference voltage generation circuit and a quantization encoder, wherein the detection voltage generation circuit is used for generating a reference voltage; the detection voltage generating circuit is used for converting the swing amplitude of the voltage-controlled oscillator into linear voltage; the first input end of the detection voltage generating circuit is connected with the positive end of the voltage-controlled oscillator, the second input end of the detection voltage generating circuit is connected with the negative end of the voltage-controlled oscillator, the third input end and the fourth input end of the detection voltage generating circuit are connected with bias voltage, the first input end and the second input end of the reference voltage generating circuit are connected with the bias voltage, the output end of the detection voltage generating circuit is connected with the first input end of the quantization encoder, the output end of the reference voltage generating circuit is connected with the second input end of the quantization encoder, and the quantization encoder is provided with a plurality of output ends.
Furthermore, the detection voltage generation circuit comprises a blocking capacitor, a first input pair transistor, a first current mirror, a first filter capacitor and a matching resistor array, signals of a first input end and a second input end of the detection voltage generation circuit are connected to a grid electrode of the first input pair transistor through the blocking capacitor, a third input end and a fourth input end of the detection voltage generation circuit provide direct current working points for the grid electrode of the first input pair transistor, a drain electrode of the first current mirror and a source electrode of the first filter capacitor are connected with the source electrode of the first input pair transistor, the matching resistor array is connected with the drain electrode of the first input pair transistor and the first filter capacitor, and the first filter capacitor is connected with a first input end of the quantization encoder; the first input geminate transistor converts the swing voltage change of the voltage-controlled oscillator into linear output detection voltage with ripples, the first current mirror controls the gain of the first input geminate transistor and generates direct current at the output voltage, and the output voltage is filtered by the first filter capacitor to remove ripple components to obtain the detection voltage with direct current signals.
Furthermore, the reference voltage generating circuit includes a second input pair transistor, a second current mirror, a second filter capacitor, and a divider resistor array, the third input end and the fourth input end of the detection voltage generating circuit, and the first input end and the second input end of the reference voltage generating circuit provide dc operating points for the gates of the second input pair transistor, the drain of the second current mirror and the second filter capacitor are connected to the source of the second input pair transistor, the divider resistor array is connected to the drain of the second input pair transistor and the second filter capacitor, and each divider resistor in the divider resistor array is connected to the second input end of the quantization encoder; the second current mirror controls the gain of the second input pair transistor and generates the same direct current at the output voltage as the detection voltage generating circuit.
Further, the output end of the quantization encoder has k bits, the voltage dividing resistor array generates 2^ k reference voltages between the generated direct current and an input power supply or the ground, and each level of voltage contains direct current signals<Vref1:Vref2^k>+VDCWherein V isref1:Vref2^kIs a reference voltage, V, corresponding to the 1-2 ^ k levelDCThe second current mirror generates the same direct current at the output voltage as the detection voltage generating circuit.
Further, the quantization encoder compares the detection voltage of the first input end with the reference voltage of the second input end, eliminates the direct current signal and generates a digital code D of the detection voltageout<k-1:0>。
Further, the first input pair of tubes is the same as the second input pair of tubes.
Further, the first current mirror is identical to the second current mirror.
Further, the first filter capacitor is the same as the second filter capacitor.
Further, the matching resistor array is the same as the voltage dividing resistor array.
Compared with the prior art, the invention has the beneficial effects that:
the invention provides a swing amplitude detection circuit with DC offset elimination, which eliminates DC component in a detection signal and codes by generating reference voltage with a DC signal to be compared with the detection signal, thereby realizing the effect of DC offset elimination and having the advantages of simple structure, small layout area and low power consumption. More specifically, the reference voltage generating circuit can generate a reference voltage with a direct current signal, and due to the symmetrical circuit design of the reference voltage generating circuit and the detection voltage generating circuit, the direct current signal synchronously changes with the direct current signal of the detection voltage generating circuit under the influence of changes of process, voltage and temperature, so that a digital code generated by comparison of a quantization encoder is calculated from a zero voltage point and is not influenced by the changes of the process, the voltage and the temperature, and the stability of the circuit is improved.
The foregoing description is only an overview of the technical solutions of the present invention, and in order to make the technical solutions of the present invention more clearly understood and to implement them in accordance with the contents of the description, the following detailed description is given with reference to the preferred embodiments of the present invention and the accompanying drawings. The detailed description of the present invention is given in detail by the following examples and the accompanying drawings.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the invention without limiting the invention. In the drawings:
fig. 1 is a schematic diagram of a voltage-controlled oscillator control system using a swing detection circuit according to the present invention;
FIG. 2 is a schematic diagram of a swing detection circuit with DC offset cancellation according to the present invention;
FIG. 3 is a first diagram of a swing detection circuit with DC offset cancellation according to the present invention;
fig. 4 is a second swing detection circuit with dc offset cancellation according to the present invention.
Detailed Description
The present invention will be further described with reference to the accompanying drawings and the detailed description, and it should be noted that any combination of the embodiments or technical features described below can be used to form a new embodiment without conflict.
A swing detection circuit with dc offset cancellation, as shown in fig. 1 and 2, includes a detection voltage generation circuit, a reference voltage generation circuit, and a quantization encoder; the detection voltage generating circuit is used for converting the swing of the voltage-controlled oscillator into linear voltage; the first input end of the detection voltage generating circuit is connected with the positive end Vvcop (t) of the voltage-controlled oscillator, the second input end of the detection voltage generating circuit is connected with the negative end Vvcon (t) of the voltage-controlled oscillator, the third input end and the fourth input end of the detection voltage generating circuit are connected with the bias voltage, the first input end and the second input end of the reference voltage generating circuit are connected with the bias voltage, the output end of the detection voltage generating circuit is connected with the first input end of the quantization encoder, the output end of the reference voltage generating circuit is connected with the second input end of the quantization encoder, and the quantization encoder is provided with a k-bit output end.
As shown in fig. 3 and 4, the detection voltage generating circuit includes a dc blocking capacitor C11、C12First input pair of tubes M11、M12First current mirror M13A first filter capacitor C13And a matching resistor array for detecting the signals of the first input end and the second input end of the voltage generation circuit via the DC blocking capacitor C11、C12Connected to the first input pair of tubes M11And M12The third input end and the fourth input end of the detection voltage generating circuit are a first input pair transistor M11And M12A first current mirror M13Drain electrode of, and first filter capacitor C13With the first input pair of tubes M11、M12The matching resistor array is connected with the first input pair transistor M11、M12Drain electrode of and first filter capacitor C13First filter capacitor C13Is connected with the first input end of the quantization coder; first input pair of tubes M11、M12Output detection voltage V with ripple for converting swing voltage change of voltage-controlled oscillator into linearityPDFirst current mirror M13Controlling the first input pair of tubes M11、M12And generating a direct current V at the output voltageDCThe output voltage passes through a first filter capacitor C13Filtering ripple component to obtain detection voltage V with DC signalPD+VDC. When the first input pair of tubes M is as shown in FIG. 311、M12First current mirror M13When the NMOS transistor is used, the first input pair transistor M11、M12Drain electrode of the first current mirror M is connected with a power supply Vdd13Is grounded, a first filter capacitor C13One end of which is grounded. When the first input pair of tubes M is as shown in FIG. 411、M12First current mirror M13When the input is PMOS transistor, the first input pair transistor M11、M12Is grounded, the first current mirror M13The source of the first filter capacitor is connected with a power supply Vdd and a first filter capacitor C13Is connected to the power supply Vdd.
The reference voltage generating circuit comprises a second input pair of transistors M21、M22A second current mirror M23A second filter capacitor C23And a voltage dividing resistor array R1To R2^k. First input pair of tubes M11、M12With the second input pair of tubes M21、M22Same, the first current mirror M13And a second current mirror M23The same, the first filter capacitor C13And a second filter capacitor C23The same matching resistor array and the divider resistor array R1To R2^kThe same, to ensure the environment of the circuit is consistent. The third input end and the fourth input end of the detection voltage generating circuit and the first input end and the second input end of the reference voltage generating circuit are a second input pair transistor M21、M22A dc operating point provided by the gate of (1), a second current mirror M23Drain electrode of the first filter capacitor C23With the second input pair of tubes M21、M22Is connected to a voltage dividing resistor array R1To R2^kConnecting the second input pair of tubes M21、M22And a second filter capacitor C23Array of voltage dividing resistors R1To R2^kEach voltage dividing resistor is connected with the second input end of the quantization encoder; second current mirror M23Controlling the second input pair of tubes M21、M22And generates the same direct current V as the detection voltage generating circuit at the output voltageDCArray of voltage dividing resistors R1To R2^kIn the generated direct current VDCAnd an input power supply VddOr generating 2^ k reference voltages between grounds, each level of voltage including DC signal<Vref1:Vref2^k>+VDC. When the second input pair of tubes M is as shown in FIG. 321、M22A second current mirror M23When the NMOS transistor is used, the second input pair transistor M21、M22Drain electrode of the first current mirror M is connected with a power supply Vdd and the second current mirror M23Is grounded, a second filter capacitor C23One end of which is grounded. When the second input pair of tubes M is as shown in FIG. 421、M22A second current mirror M23When it is PMOS tube, the second input pair tube M21、M22Is grounded, the second current mirror M23The source of the first filter capacitor is connected with a power supply Vdd and a second filter capacitor C23Is connected to the power supply Vdd.
The quantization encoder uses the detection voltage V of the first input end thereofPD+VDCAnd the second thereofReference voltage of input terminal<Vref1:Vref2^k>+VDCComparing, eliminating DC signal, and generating digital code D of detection voltageout<k-1:0>。
The invention provides a swing amplitude detection circuit with DC offset elimination, which eliminates DC component in a detection signal and codes by generating reference voltage with a DC signal to be compared with the detection signal, thereby realizing the effect of DC offset elimination and having the advantages of simple structure, small layout area and low power consumption. More specifically, the reference voltage generating circuit can generate a reference voltage with a direct current signal, and due to the symmetrical circuit design of the reference voltage generating circuit and the detection voltage generating circuit, the direct current signal synchronously changes with the direct current signal of the detection voltage generating circuit under the influence of changes of process, voltage and temperature, so that a digital code generated by comparison of a quantization encoder is calculated from a zero voltage point and is not influenced by the changes of the process, the voltage and the temperature, and the stability of the circuit is improved.
The foregoing is merely a preferred embodiment of the invention and is not intended to limit the invention in any manner; those skilled in the art can readily practice the invention as shown and described in the drawings and detailed description herein; however, those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiments as a basis for designing or modifying other structures for carrying out the same purposes of the present invention without departing from the scope of the invention as defined by the appended claims; meanwhile, any changes, modifications, and evolutions of the equivalent changes of the above embodiments according to the actual techniques of the present invention are still within the protection scope of the technical solution of the present invention.
Claims (9)
1. A swing detection circuit with dc offset cancellation, characterized by: the device comprises a detection voltage generating circuit, a reference voltage generating circuit and a quantization encoder; the detection voltage generating circuit is used for converting the swing amplitude of the voltage-controlled oscillator into linear voltage; the first input end of the detection voltage generating circuit is connected with the positive end of the voltage-controlled oscillator, the second input end of the detection voltage generating circuit is connected with the negative end of the voltage-controlled oscillator, the third input end and the fourth input end of the detection voltage generating circuit are connected with bias voltage, the first input end and the second input end of the reference voltage generating circuit are connected with the bias voltage, the output end of the detection voltage generating circuit is connected with the first input end of the quantization encoder, the output end of the reference voltage generating circuit is connected with the second input end of the quantization encoder, and the quantization encoder is provided with a plurality of output ends.
2. The swing detection circuit with dc offset cancellation according to claim 1, wherein: the detection voltage generation circuit comprises a blocking capacitor, a first input pair transistor, a first current mirror, a first filter capacitor and a matching resistor array, signals of a first input end and a second input end of the detection voltage generation circuit are connected to a grid electrode of the first input pair transistor through the blocking capacitor, a third input end and a fourth input end of the detection voltage generation circuit provide direct current working points for the grid electrode of the first input pair transistor, a drain electrode of the first current mirror and the first filter capacitor are connected with a source electrode of the first input pair transistor, the matching resistor array is connected with the drain electrode of the first input pair transistor and the first filter capacitor, and the first filter capacitor is connected with a first input end of the quantization encoder; the first input geminate transistor converts the swing voltage change of the voltage-controlled oscillator into linear output detection voltage with ripples, the first current mirror controls the gain of the first input geminate transistor and generates direct current at the output voltage, and the output voltage is filtered by the first filter capacitor to remove ripple components to obtain the detection voltage with direct current signals.
3. The swing detection circuit with dc offset cancellation according to claim 2, wherein: the reference voltage generating circuit comprises a second input geminate transistor, a second current mirror, a second filter capacitor and a divider resistor array, a third input end and a fourth input end of the detection voltage generating circuit, and a first input end and a second input end of the reference voltage generating circuit provide direct current working points for a grid electrode of the second input geminate transistor, a drain electrode of the second current mirror and the second filter capacitor are connected with a source electrode of the second input geminate transistor, the divider resistor array is connected with the drain electrode of the second input geminate transistor and the second filter capacitor, and each divider resistor in the divider resistor array is connected with a second input end of the quantization encoder; the second current mirror controls the gain of the second input pair transistor and generates the same direct current at the output voltage as the detection voltage generating circuit.
4. A swing detection circuit with dc offset cancellation as claimed in claim 3, wherein: the output end of the quantization encoder has k bits, the divider resistor array generates 2^ k reference voltages between generated direct current and an input power supply or ground, and each level of voltage contains direct current signals<Vref1:Vref2^k>+VDCWherein V isref1:Vref2^kIs a reference voltage, V, corresponding to the 1-2 ^ k levelDCThe second current mirror generates the same direct current at the output voltage as the detection voltage generating circuit.
5. The swing detection circuit with dc offset cancellation according to claim 4, wherein: the quantization encoder compares the detection voltage of the first input end with the reference voltage of the second input end, eliminates the direct current signal and generates a digital code D of the detection voltageout<k-1:0>。
6. A swing detection circuit with dc offset cancellation as claimed in claim 3, wherein: the first input pair of tubes is the same as the second input pair of tubes.
7. A swing detection circuit with dc offset cancellation as claimed in claim 3, wherein: the first current mirror is identical to the second current mirror.
8. A swing detection circuit with dc offset cancellation as claimed in claim 3, wherein: the first filter capacitor is the same as the second filter capacitor.
9. A swing detection circuit with dc offset cancellation as claimed in claim 3, wherein: the matching resistor array is the same as the voltage dividing resistor array.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011634876.3A CN112882529A (en) | 2020-12-31 | 2020-12-31 | Swing amplitude detection circuit with DC offset elimination |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011634876.3A CN112882529A (en) | 2020-12-31 | 2020-12-31 | Swing amplitude detection circuit with DC offset elimination |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112882529A true CN112882529A (en) | 2021-06-01 |
Family
ID=76046596
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011634876.3A Pending CN112882529A (en) | 2020-12-31 | 2020-12-31 | Swing amplitude detection circuit with DC offset elimination |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112882529A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1671050A (en) * | 2004-09-30 | 2005-09-21 | 东南大学 | Fixed amplitude circuit for voltage controlled oscillator |
| CN103944514A (en) * | 2014-04-28 | 2014-07-23 | 无锡中星微电子有限公司 | Amplitude detection control circuit and numerical control crystal oscillator system |
| CN104796138A (en) * | 2015-04-22 | 2015-07-22 | 西安电子科技大学 | LC voltage-controlled oscillator with automatic output oscillation amplitude correction function |
| CN204517791U (en) * | 2015-04-03 | 2015-07-29 | 南京能瑞自动化设备股份有限公司 | A kind of automatic amplitude of oscillation calibration circuit of voltage controlled oscillator |
| CN111917396A (en) * | 2019-05-09 | 2020-11-10 | 复旦大学 | Broadband low-power-consumption oscillator device with self-adaptive voltage bias |
-
2020
- 2020-12-31 CN CN202011634876.3A patent/CN112882529A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1671050A (en) * | 2004-09-30 | 2005-09-21 | 东南大学 | Fixed amplitude circuit for voltage controlled oscillator |
| CN103944514A (en) * | 2014-04-28 | 2014-07-23 | 无锡中星微电子有限公司 | Amplitude detection control circuit and numerical control crystal oscillator system |
| CN204517791U (en) * | 2015-04-03 | 2015-07-29 | 南京能瑞自动化设备股份有限公司 | A kind of automatic amplitude of oscillation calibration circuit of voltage controlled oscillator |
| CN104796138A (en) * | 2015-04-22 | 2015-07-22 | 西安电子科技大学 | LC voltage-controlled oscillator with automatic output oscillation amplitude correction function |
| CN111917396A (en) * | 2019-05-09 | 2020-11-10 | 复旦大学 | Broadband low-power-consumption oscillator device with self-adaptive voltage bias |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8508270B2 (en) | System and method for adjusting a characteristic of a periodic signal with use of a filtered bias voltage | |
| US7233214B2 (en) | Voltage-controlled oscillators with controlled operating range and related bias circuits and methods | |
| US9236872B2 (en) | Voltage-controlled oscillator, signal generation apparatus, and electronic device | |
| KR101209405B1 (en) | low phase noise amplifier circuit | |
| US6353368B1 (en) | VCO circuit using negative feedback to reduce phase noise | |
| CN106603012B (en) | Broadband temperature compensation voltage-controlled oscillator, temperature compensation method and voltage generation circuit | |
| CN106603070B (en) | Low-stray fast-locking phase-locked loop circuit | |
| US8604884B2 (en) | VCO insensitive to power supply ripple | |
| US8305155B2 (en) | Phase locked loop circuit with variable voltage sources | |
| Chen et al. | A 0.13 um low phase noise and fast locking PLL | |
| US7038509B1 (en) | Method and system for providing a phase-locked loop with reduced spurious tones | |
| CN112242841A (en) | Phase-locked loop circuit with high power supply noise rejection ratio | |
| US7342461B1 (en) | Feedback circuit for minimizing VCO sensitivity | |
| CN112882529A (en) | Swing amplitude detection circuit with DC offset elimination | |
| CN114024506B (en) | Open-loop crystal oscillator circuit | |
| CN111628766B (en) | Voltage-controlled oscillator structure and phase-locked loop | |
| US20100085127A1 (en) | Circuit for voltage controlled oscillator | |
| JP2011130518A (en) | Charge pump circuit | |
| CN110572151B (en) | Phase-locked loop circuit | |
| US10361706B2 (en) | Clock and data recovery (CDR) circuit | |
| Rajeshwari et al. | Precise current matching charge pump for digital phase locked loop | |
| Govindan et al. | A 25.6 μW 8.97 ps Period Jitter Phase-Locked Relaxation Oscillator with sub-1µS Start-Up for Low-Power IoT | |
| CN213426145U (en) | Phase-locked loop circuit with high power supply noise rejection ratio | |
| Buhr et al. | A 10 Bit Phase-Interpolator-Based Digital-to-Phase Converter for Accurate Time Synchronization in Ethernet Applications | |
| CN112104354B (en) | Voltage frequency converter circuit, method and chip based on unipolar transistor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |