CN112242841A - Phase-locked loop circuit with high power supply noise rejection ratio - Google Patents
Phase-locked loop circuit with high power supply noise rejection ratio Download PDFInfo
- Publication number
- CN112242841A CN112242841A CN202011336536.2A CN202011336536A CN112242841A CN 112242841 A CN112242841 A CN 112242841A CN 202011336536 A CN202011336536 A CN 202011336536A CN 112242841 A CN112242841 A CN 112242841A
- Authority
- CN
- China
- Prior art keywords
- power supply
- input end
- supply noise
- phase
- output end
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
Abstract
The invention discloses a phase-locked loop circuit with high power supply noise rejection ratio, which comprises: phase frequency detector, charge pump, loop filter and frequency divider still include: the output end of the phase frequency detector is connected with the input end of the charge pump; the output end of the charge pump is connected with the input end of the loop filter and the first input end of the power supply noise suppression voltage-controlled oscillator; the output end of the power supply noise suppression voltage-controlled oscillator is used as a circuit signal output end and is connected with the input end of the frequency divider; the output end of the frequency divider outputs a feedback clock to one input end of the phase frequency detector, and the other input end of the phase frequency detector receives a reference clock. The invention solves the problems of excessive area consumption and power consumption and narrow tuning range in the existing technology for suppressing power supply noise.
Description
Technical Field
The present invention relates to a phase-locked loop circuit.
Background
Phase-locked loop technology has been widely used in the field of communications and in almost all digital systems to generate clocks. With the improvement of process technology and the reduction of power supply voltage, the design of a phase-locked loop is more and more strict, mainly comprises low jitter output, small occupied area, wide tuning range and high power supply noise suppression capability so as to be used in a very large scale integrated circuit system.
As shown in fig. 2, a conventional phase-locked loop circuit mainly includes a Phase Frequency Detector (PFD), a Charge Pump (CP), a loop filter (LPF), a Voltage Controlled Oscillator (VCO), and a frequency Divider (Divider). The specific working principle is that the phase frequency detector can discriminate the frequency and phase difference between the input reference clock (REFCLK) and the feedback clock (FBCLK). The difference can be converted into a charge-discharge current by a charge pump, and then a voltage control signal VCTRL of a voltage controlled oscillator is output through a loop filter, and the voltage controlled oscillator generates a clock signal CKOUT based on loop parameters according to an input voltage signal.
In a chip having a large-scale digital circuit, in order to realize a smaller output Jitter (Jitter) characteristic in the case of a poor power supply noise, two methods are often employed to design a phase-locked loop circuit. The first is to employ an LC oscillator with a low jitter output, but a VCO based on an LC architecture needs to consume a large amount of area and power consumption. The other method is to adopt a power supply modulation phase-locked loop technology based on a linear voltage regulator, but the tuning range is narrower due to the limited input control voltage range, and the requirement of the wide tuning range in the current large-scale integrated circuit is not met.
Disclosure of Invention
The invention aims to provide a phase-locked loop circuit with a high power supply noise suppression ratio, which solves the problems of excessive area consumption and power consumption and narrow tuning range in the existing power supply noise suppression technology.
The technical scheme for realizing the purpose is as follows:
a phase locked loop circuit having a high power supply noise rejection ratio, comprising: phase frequency detector, charge pump, loop filter and frequency divider still include: self-calibrating frequency circuitry and power supply noise rejection voltage controlled oscillators,
the output end of the phase frequency detector is connected with the input end of the charge pump;
the output end of the charge pump is connected with the input end of the loop filter and the first input end of the power supply noise suppression voltage-controlled oscillator;
the output end of the power supply noise suppression voltage-controlled oscillator is used as a circuit signal output end and is connected with the input end of the frequency divider;
the output end of the frequency divider outputs a feedback clock to one input end of the phase frequency detector, and the other input end of the phase frequency detector receives a reference clock;
two input ends of the self-calibration frequency circuit respectively receive a feedback clock and a reference clock, and an output end of the self-calibration frequency circuit is connected with a second input end of the power supply noise suppression voltage-controlled oscillator.
Preferably, the self-calibration frequency circuit includes: a frequency detector and a state machine control unit,
two input ends of the frequency detector respectively receive a feedback clock and a reference clock, an output end of the frequency detector is connected with an input end of the state machine control unit, and an output end of the state machine control unit is connected with a second input end of the power supply noise suppression voltage-controlled oscillator.
Preferably, the power supply noise suppression voltage-controlled oscillator includes: operational amplifier, PMOS pipe, K bit current source array circuit, resistance, capacitance and delay unit (DELAY CELL), wherein,
the inverting input end of the operational amplifier is used as the first input end of the power supply noise suppression voltage-controlled oscillator, and the positive phase input end of the operational amplifier is grounded through the resistor;
the output end of the operational amplifier is respectively connected with the grid electrode of the PMOS tube and the first input end of the K-bit current source array circuit;
a second input end of the K-bit current source array circuit is used as a second input end of the power supply noise suppression voltage-controlled oscillator;
the source electrode of the PMOS tube is connected with the grid electrode of the PMOS tube through the capacitor on one hand and is connected with a power supply on the other hand; the drain electrode of the PMOS tube is grounded through the resistor;
and the output end of the K-bit current source array circuit is connected with the input end of the delay unit, and the output end of the delay unit is used as the output end of the power supply noise suppression voltage-controlled oscillator.
Preferably, the inverting input terminal of the operational amplifier receives the output of the loop filter;
the K-bit current source array circuit receives the code K output by the self-calibration frequency circuit and switches the wave band of the VCO;
the delay unit outputs a clock signal.
The invention has the beneficial effects that: based on the traditional phase-locked loop circuit architecture, the design of a self-calibration frequency circuit (AFC) and a power supply noise suppression voltage-controlled oscillator (SRVCO) circuit is combined, so that the small KVCO (VCO gain) can be realized under the condition of wide tuning range, and the requirement on the wide output range of a phase-locked loop in the latest large-scale integrated circuit is met. Compared with the traditional architecture, the performance of improving the output Jitter (Jitter) by about 2-5 times is realized by the voltage-controlled oscillator with the power supply noise suppression capability, and the voltage-controlled oscillator has great advantage in the aspect of suppressing the power supply noise.
Drawings
FIG. 1 is a prior art phase locked loop circuit configuration diagram;
FIG. 2 is a block diagram of a phase locked loop circuit of the present invention;
FIG. 3 is a graph comparing the characteristics of a voltage controlled oscillator KVCO using AFC technology and without AFC technology in accordance with the present invention;
fig. 4 is a circuit diagram of a power supply noise suppressing voltage controlled oscillator of the present invention.
Detailed Description
The invention will be further explained with reference to the drawings.
Referring to fig. 1 and 3, a pll circuit with high power supply noise rejection ratio of the present invention includes: the phase frequency detector comprises a phase frequency detector 1, a charge pump 2, a loop filter 3, a frequency divider 4, a self-calibration frequency circuit 5 and a power supply noise suppression voltage-controlled oscillator 6.
The output end of the phase frequency detector 1 is connected with the input end of the charge pump 2; the output end of the charge pump 2 is connected with the input end of the loop filter 3 and the first input end of the power supply noise suppression voltage-controlled oscillator 6; the output of the power supply noise suppression voltage-controlled oscillator 6 serves as the circuit signal output and is connected to the input of the frequency divider 4.
The output terminal of the frequency divider 4 outputs the feedback clock FBCLK to one input terminal of the phase frequency detector 1, and the other input terminal of the phase frequency detector 1 receives the reference clock REFCLK.
The self-calibration frequency circuit 5 has two input terminals receiving the feedback clock FBCLK and the reference clock REFCLK, respectively, and an output terminal connected to a second input terminal of the power supply noise suppression voltage-controlled oscillator 6.
The self-calibration frequency circuit 5 includes: a Frequency Detector (FD) and a State Machine control (State Machine) unit. Two input ends of the frequency detector respectively receive the feedback clock FBCLK and the reference clock REFCLK, an output end of the frequency detector is connected with an input end of the state machine control unit, and an output end of the state machine control unit is connected with a second input end of the power supply noise suppression voltage-controlled oscillator 6.
For a phase-locked loop applied in a large-scale digital integrated circuit system, power supply noise is a main factor limiting the performance of a ring oscillator type phase-locked loop, and as the process advances, the phase-locked loop is expected to cover a wider tuning range, so that a larger KVCO is required, and the increased KVCO directly affects the power supply noise suppression capability of the whole phase-locked loop, as shown in formula 1, and as can be easily obtained from the formula, the reduction of the KVCO can directly reduce the influence of the power supply noise on the output clock jitter performance.
Wherein KVCO represents the gain of the VCO; icp represents the charge and discharge current of the charge pump; n represents a Divider frequency dividing ratio; hLPF(s) represents the transfer function of the loop filter; vDD(s) refers to a supply voltage input signal; phiout(s) refers to the phase signal of the output clock.
The invention thus extends the tuning range of the whole voltage controlled oscillator using self-calibrating frequency technology (AFC) and enables a smaller KVCO in a single BAND, as shown in fig. 3. Because the suppression capability of the KVCO and the power supply noise of the phase-locked loop is in an inverse relation, namely the smaller the KVCO is, the stronger the suppression capability of the phase-locked loop on the power supply noise is, and the better the clock performance of the whole phase-locked loop is.
As shown in fig. 4, the power supply noise suppression voltage-controlled oscillator 6 includes: the circuit comprises an operational amplifier A1, a PMOS tube M1, a K-bit current source array circuit M2, a resistor R1, a capacitor C1 and a delay unit 61.
The inverting input terminal of the operational amplifier a1 serves as the first input terminal of the power supply noise suppression voltage-controlled oscillator 6, and the non-inverting input terminal is grounded through a resistor R1. The output end of the operational amplifier a1 is connected to the gate of the PMOS transistor M1 and the first input end of the current source array circuit M2 for K bits, respectively. A second input of the K-bit current source array circuit M2 serves as a second input of the supply noise suppression voltage controlled oscillator 6. The source electrode of the PMOS tube M1 is connected with the grid electrode of the PMOS tube M1 through a capacitor C1 on one hand and is connected with a power supply VDD on the other hand; the drain of the PMOS transistor M1 is grounded through a resistor R1. The output terminal of the current source array circuit M2 for K bits is connected to the input terminal of the delay unit 61, and the output terminal of the delay unit 61 serves as the output terminal of the power supply noise suppression voltage-controlled oscillator 6.
The inverting input of operational amplifier a1 receives the output VCTRL of the loop filter. The delay unit 61 outputs a clock signal CKOUT. The operational amplifier a1, the PMOS transistor M1, the resistor R1 and the capacitor C1 constitute a voltage-to-current circuit for generating the supply current of the delay unit 61. The K-bit current source array circuit M2 receives the code K output from the self-calibration frequency circuit 5 to implement Band switching of multiple VCOs, which can effectively reduce the whole power supply noise to suppress the KVCO of the voltage controlled oscillator 6. In the figure, VICOThe output of current source array circuit M2 for K bits.
The basic principle is to ensure that the gate-source voltage of the linear regulator is kept constant by a feedforward capacitance coupling mode, so that the output drain current is not influenced by power supply noise, the current mirrored to DELAYCELL is not influenced by the power supply voltage, and a better high-frequency power supply rejection capability can be achieved, and meanwhile, the low-frequency power supply noise capability is determined by the loop gain of the whole linear regulator. The specific formula is as follows:
wherein K represents the gain control bit of the AFC output; gm2 represents the transconductance value of a single MOS tube of the current array; rICORepresents the equivalent output resistance of the delay unit 61 during oscillation; loop(s) represents the loop gain of the linear regulator with feedforward cancellation technique.
Compared with the traditional voltage-controlled oscillator technology of a linear modulator, the voltage-controlled oscillator with the power supply suppression capability can attenuate power supply noise by a factor of gain, the suppression capability of the VCO on the power supply noise is improved, and the suppression effect of the power supply noise of more than 30dB can be realized through simulation.
In summary, the circuit structure of the voltage-controlled oscillator with the power supply rejection capability is combined with the self-calibration frequency technology, the jitter performance of the output clock signal can be effectively improved by 2-5 times, the circuit structure has great advantages in the aspect of power supply noise rejection, and simulation results are shown in the table below.
The above embodiments are provided only for illustrating the present invention and not for limiting the present invention, and those skilled in the art can make various changes and modifications without departing from the spirit and scope of the present invention, and therefore all equivalent technical solutions should also fall within the scope of the present invention, and should be defined by the claims.
Claims (4)
1. A phase locked loop circuit having a high power supply noise rejection ratio, comprising: phase frequency detector, charge pump, loop filter and frequency divider, its characterized in that still includes: self-calibrating frequency circuitry and power supply noise rejection voltage controlled oscillators,
the output end of the phase frequency detector is connected with the input end of the charge pump;
the output end of the charge pump is connected with the input end of the loop filter and the first input end of the power supply noise suppression voltage-controlled oscillator;
the output end of the power supply noise suppression voltage-controlled oscillator is used as a circuit signal output end and is connected with the input end of the frequency divider;
the output end of the frequency divider outputs a feedback clock to one input end of the phase frequency detector, and the other input end of the phase frequency detector receives a reference clock;
two input ends of the self-calibration frequency circuit respectively receive a feedback clock and a reference clock, and an output end of the self-calibration frequency circuit is connected with a second input end of the power supply noise suppression voltage-controlled oscillator.
2. The phase-locked loop circuit with high power-to-noise rejection ratio of claim 1, wherein the self-calibrating frequency circuit comprises: a frequency detector and a state machine control unit,
two input ends of the frequency detector respectively receive a feedback clock and a reference clock, an output end of the frequency detector is connected with an input end of the state machine control unit, and an output end of the state machine control unit is connected with a second input end of the power supply noise suppression voltage-controlled oscillator.
3. The phase-locked loop circuit with a high power supply noise rejection ratio of claim 1, wherein the power supply noise rejection voltage-controlled oscillator comprises: operational amplifier, PMOS pipe, K bit current source array circuit, resistance, capacitance and delay unit, wherein,
the inverting input end of the operational amplifier is used as the first input end of the power supply noise suppression voltage-controlled oscillator, and the positive phase input end of the operational amplifier is grounded through the resistor;
the output end of the operational amplifier is respectively connected with the grid electrode of the PMOS tube and the first input end of the K-bit current source array circuit;
a second input end of the K-bit current source array circuit is used as a second input end of the power supply noise suppression voltage-controlled oscillator;
the source electrode of the PMOS tube is connected with the grid electrode of the PMOS tube through the capacitor on one hand and is connected with a power supply on the other hand; the drain electrode of the PMOS tube is grounded through the resistor;
and the output end of the K-bit current source array circuit is connected with the input end of the delay unit, and the output end of the delay unit is used as the output end of the power supply noise suppression voltage-controlled oscillator.
4. The phase-locked loop circuit with a high power supply noise rejection ratio of claim 3, wherein an inverting input of said operational amplifier receives an output of said loop filter;
the K-bit current source array circuit receives the code K output by the self-calibration frequency circuit and switches the wave band of the VCO;
the delay unit outputs a clock signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011336536.2A CN112242841A (en) | 2020-11-25 | 2020-11-25 | Phase-locked loop circuit with high power supply noise rejection ratio |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011336536.2A CN112242841A (en) | 2020-11-25 | 2020-11-25 | Phase-locked loop circuit with high power supply noise rejection ratio |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112242841A true CN112242841A (en) | 2021-01-19 |
Family
ID=74175371
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011336536.2A Pending CN112242841A (en) | 2020-11-25 | 2020-11-25 | Phase-locked loop circuit with high power supply noise rejection ratio |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112242841A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113472349A (en) * | 2021-07-29 | 2021-10-01 | 上海华力微电子有限公司 | Voltage controlled oscillator and phase locked loop |
| CN117081513A (en) * | 2023-10-16 | 2023-11-17 | 成都电科星拓科技有限公司 | Gain amplifying method and circuit for voltage-controlled oscillator, phase-locked loop and clock chip |
-
2020
- 2020-11-25 CN CN202011336536.2A patent/CN112242841A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113472349A (en) * | 2021-07-29 | 2021-10-01 | 上海华力微电子有限公司 | Voltage controlled oscillator and phase locked loop |
| CN117081513A (en) * | 2023-10-16 | 2023-11-17 | 成都电科星拓科技有限公司 | Gain amplifying method and circuit for voltage-controlled oscillator, phase-locked loop and clock chip |
| CN117081513B (en) * | 2023-10-16 | 2024-01-30 | 成都电科星拓科技有限公司 | Gain amplifying method and circuit for voltage-controlled oscillator, phase-locked loop and clock chip |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7973612B2 (en) | Supply-regulated phase-locked loop (PLL) and method of using | |
| RU2404505C2 (en) | Adjustable generator with serial and parallel adjusted resonant circuits | |
| US7961057B2 (en) | Voltage controlled oscillator | |
| CN102332915A (en) | Subharmonic injection and locking voltage-controlled oscillator with wide locking range | |
| CN112242841A (en) | Phase-locked loop circuit with high power supply noise rejection ratio | |
| Huang et al. | Chip design of a 5.6-GHz 1-V wide tuning range frequency synthesizer with Gm-boosting Colpitts VCO for Biomedical Application | |
| Chen et al. | A 0.13 um low phase noise and fast locking PLL | |
| WO2023124557A1 (en) | Phase-locked loop circuit, control method, charge pump, and chip | |
| CN213426145U (en) | Phase-locked loop circuit with high power supply noise rejection ratio | |
| CN111211776B (en) | Phase-locked loop circuit | |
| Meng et al. | Clock generator IP design in 180 nm CMOS technology | |
| Danfeng et al. | A multiple-pass ring oscillator based dual-loop phase-locked loop | |
| CN213426144U (en) | Low-phase-noise voltage control oscillator | |
| Lei et al. | A low noise, inductor-less, integer-N RF synthesizer using phase-locked loop with reference injection (PLL-RI) | |
| US6744325B2 (en) | Quadrature ring oscillator | |
| CN218335962U (en) | Full differential inductance capacitance type voltage-controlled oscillator for decimal frequency synthesizer | |
| CN112290938A (en) | Low-phase-noise voltage control oscillator | |
| Huang et al. | Chip design of 10 GHz low phase noise and small chip area PLL | |
| CN113922818B (en) | Phase-locked loop circuit with self-biasing structure | |
| US20080211590A1 (en) | Method and system for a varactor-tuned voltage-controlled ring oscillator with frequency and amplitude calibration | |
| CN117220607A (en) | Low Supply Voltage Oscillator Circuit for Phase Locked Loop | |
| Kodama et al. | Wide lock-range, low phase-noise PLL using interpolative ring-VCO with coarse frequency tuning and frequency linearization | |
| Yapeng et al. | Design and implementation of a CMOS charge pump phase-locked loop | |
| Li et al. | A Low Phase Noise Dual-Core V-band VCO based on Class-B Structure | |
| Verma et al. | A Low Power Dual-Band Sub-Sampling Phase Locked Loop with sub-100 fs RMS Jitter and<-255-dB FOM jitter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |