CN112864222A - 半导体功率器件 - Google Patents

半导体功率器件 Download PDF

Info

Publication number
CN112864222A
CN112864222A CN201911184108.XA CN201911184108A CN112864222A CN 112864222 A CN112864222 A CN 112864222A CN 201911184108 A CN201911184108 A CN 201911184108A CN 112864222 A CN112864222 A CN 112864222A
Authority
CN
China
Prior art keywords
type
gate
grid
power device
semiconductor power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201911184108.XA
Other languages
English (en)
Other versions
CN112864222B (zh
Inventor
龚轶
毛振东
刘伟
刘磊
袁愿林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Dongwei Semiconductor Co ltd
Original Assignee
Suzhou Dongwei Semiconductor Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Dongwei Semiconductor Co ltd filed Critical Suzhou Dongwei Semiconductor Co ltd
Priority to CN201911184108.XA priority Critical patent/CN112864222B/zh
Priority to KR1020227000423A priority patent/KR102604725B1/ko
Priority to JP2021551597A priority patent/JP7173644B2/ja
Priority to US17/425,890 priority patent/US20220285544A1/en
Priority to PCT/CN2019/123317 priority patent/WO2021103093A1/zh
Publication of CN112864222A publication Critical patent/CN112864222A/zh
Application granted granted Critical
Publication of CN112864222B publication Critical patent/CN112864222B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/407Recessed field plates, e.g. trench field plates, buried field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7803Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
    • H01L29/7804Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a pn-junction diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7831Field effect transistors with field effect produced by an insulated gate with multiple gate structure
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0856Source regions
    • H01L29/0865Disposition

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

本发明实施例提供的一种半导体功率器件,包括位于n型漂移区顶部的至少一个p型体区,位于所述p型体区内的第一n型源区和第二n型源区;用于控制所述第一n型源区与所述n型漂移区之间的第一电流沟道的开启和关断的第一栅极结构;用于控制所述第二n型源区与所述n型漂移区之间的第二电流沟道的开启和关断的第二栅极结构,所述第二栅极结构凹陷在所述n型漂移区内。本发明实施例的半导体功率器件芯片尺寸小且具有快的反向恢复速度。

Description

半导体功率器件
技术领域
本发明属于半导体功率器件技术领域,特别是涉及一种芯片尺寸小且反向恢复速度快的半导体功率器件。
背景技术
现有技术的半导体功率器件的等效电路如图1所示,包括源极101、漏极102、栅极103和体二极管104,其中,体二极管104是半导体功率器件中的本征寄生结构。现有技术的半导体功率器件的工作机理是:1)当栅源电压Vgs小于半导体功率器件的阈值电压Vth,漏源电压Vds大于0V时,半导体功率器件处于关断状态;2)当栅源电压Vgs大于半导体功率器件的阈值电压Vth,漏源电压Vds大于0V时,半导体功率器件正向开启,此时电流从漏极经栅极处的电流沟道流到源极。现有技术的半导体功率器件在关断时,当漏源电压Vds小于0V时,半导体功率器件的体二极管处于正偏压状态,反向电流从源极经体二极管流至漏极,此时体二极管的电流存在注入少子载流子现象,而这些少子载流子在半导体功率器件再一次开启时进行反向恢复,导致较大的反向恢复电流,反向恢复时间长。
发明内容
有鉴于此,本发明的目的是提供一种反向恢复速度快的半导体功率器件,以解决现有技术中的半导体功率器件因少子载流子注入问题造成的反向恢复时间长的技术问题。
本发明实施例提供的一种半导体功率器件,包括:
n型漏区,位于所述n型漏区之上的n型漂移区,位于所述n型漂移区顶部的至少一个p型体区,位于所述p型体区内的第一n型源区和第二n型源区;
用于控制所述第一n型源区与所述n型漂移区之间的第一电流沟道的开启和关断的第一栅极结构,所述第一栅极结构包括第一栅介质层、第一栅极和n型浮栅,所述第一栅极和所述n型浮栅位于所述第一栅介质层之上,且在横向上,所述n型浮栅位于靠近所述n型漂移区的一侧,所述第一栅极位于靠近所述第一n型源区的一侧并延伸至所述n型浮栅之上,所述第一栅极通过电容耦合作用于所述n型浮栅;位于所述第一栅介质层中的一个开口,所述n型浮栅通过所述开口与所述p型体区接触形成p-n结二极管;
用于控制所述第二n型源区与所述n型漂移区之间的第二电流沟道的开启和关断的第二栅极结构,所述第二栅极结构包括凹陷在所述n型漂移区内的栅沟槽以及位于所述栅沟槽内的第二栅介质层和第二栅极。
可选的,本发明的半导体功率器件,所述第一栅极覆盖所述n型浮栅靠近所述n型漂移区一侧的侧壁。
可选的,本发明的半导体功率器件,还包括:位于所述栅沟槽中的屏蔽栅,所述第二栅极位于所述栅沟槽的上部,所述屏蔽栅位于所述栅沟槽的下部,所述屏蔽栅通过绝缘介质层与所述第二栅极和所述n型漂移区隔离。
可选的,本发明的半导体功率器件,所述屏蔽栅在所述栅沟槽的下部并向上延伸至所述栅沟槽的上部内。
可选的,本发明的半导体功率器件,所述栅沟槽的上部的宽度大于所述栅沟槽的下部的宽度。
可选的,本发明的半导体功率器件,所述开口位于所述n型浮栅下方且靠近所述n型漂移区的一侧。
本发明实施例提供的一种半导体功率器件,在正向阻断状态和正向开启时具有高阈值电压;在反向导通时,第一电流沟道具有低阈值电压,使得第一电流沟道在低栅电压(或0V电压)下开启,从而能够增加流过第一电流沟道的反向电流,进而能够减少流过半导体功率器件中寄生的体二极管的电流,提高半导体功率器件的反向恢复速度。本发明实施例提供的一种半导体功率器件的第二电流沟道为垂直的电流沟道,可以降低半导体功率器件的芯片尺寸,使得半导体功率器件可以进行更小体积的封装。
附图说明
为了更加清楚地说明本发明示例性实施例的技术方案,下面对描述实施例中所需要用到的附图做一简单介绍。
图1是现有技术的半导体功率器件的等效电路示意图;
图2是本发明提供的一种半导体功率器件的第一个实施例的剖面结构示意图;
图3是本发明提供的一种半导体功率器件的第二个实施例的剖面结构示意图。
具体实施方式
以下将结合本发明实施例中的附图,通过具体实施方式,完整地描述本发明的技术方案。同时,为清楚地说明本发明的具体实施方式,说明书附图中所列示意图,放大了本发明所述的层和区域的尺寸,且所列图形大小并不代表实际尺寸。说明书中所列实施例不应仅限于说明书附图中所示区域的特定形状,而是包括所得到的形状如制备引起的偏差等。
图2是本发明提供的一种半导体功率器件的第一个实施例的剖面结构示意图,如图2所示,本发明实施例提供的一种半导体功率器件包括n型漏区20,位于n型漏区20之上的n型漂移区21,位于n型漂移区21顶部的至少一个p型体区22,图2中仅示例性的示出一个p型体区22。位于p型体区22内的第一n型源区23和第二n型源区33。
用于控制第一n型源区23与n型漂移区23之间的第一电流沟道的开启和关断的第一栅极结构,所述第一栅极结构包括第一栅介质层24、n型浮栅25和第一栅极26,第一栅极26和n型浮栅25位于第一栅介质层24之上,且在横向上,n型浮栅25位于靠近n型漂移区21的一侧,第一栅极26位于靠近第一n型源区23的一侧并延伸至所述n型浮栅25之上,第一栅极26和n型浮栅25由绝缘介质层27隔离,第一栅极26通过电容耦合作用于n型浮栅25。绝缘介质层27通常为二氧化硅。在第一栅介质层24中形成有一个开口28,n型浮栅25通过第一栅介质层24中的开口28与p型体区22接触形成p-n结二极管。
本发明实施例的半导体功率器件的第一栅极26在延伸至n型浮栅25之上的同时还可以覆盖n型浮栅25靠近n型漂移区21的一侧侧壁,这可以增大第一栅极26覆盖n型浮栅25的面积,进而能够增大第一栅极26对n型浮栅26的电容耦合率,该结构在本发明实施例中不再具体展示。
本发明实施例的半导体功率器件,在正向阻断状态时,n型漏区20被施加高电压,由n型浮栅25与p型体区22形成的p-n结二极管被正向偏置,n型浮栅25被充入正电荷,这使得n型浮栅25下面的电流沟道的阈值电压Vht1降低。n型浮栅25的电压与位于第一栅介质层24中的开口28的位置有关,可选的的,位于第一栅介质层24中的开口28位于n型浮栅25下方且靠近n型漂移区21的一侧。即在横向上,开口28的中心到第一栅介质层24的靠近n型漂移区21的一侧端的距离,小于开口28的中心到第一栅介质层24的靠近第一n型源区23的一侧端的距离,亦即,在横向上,开口28位于第一栅介质层24的更靠近n型漂移区21的区域。由此将开口28在第一栅介质层24更靠近n型漂移区21设置,这样可以使n型浮栅25更容易被充入正电荷,从而可以提高n型浮栅25的电压,降低n型浮栅25下方的电流沟道的阈值电压。
本发明实施例的半导体功率器件在正向阻断状态和正向开启状态时,漏源电压Vds大于0V,n型浮栅25下面的电流沟道的阈值电压Vht1对整个第一电流沟道的阈值电压Vth的影响很低,第一电流沟道仍具有高阈值电压Vth。本发明实施例的半导体功率器件在关断时,当源漏电压Vsd大于0V时,n型浮栅25下面的电流沟道的阈值电压Vht1对第一电流沟道的阈值电压Vth的影响很大,使得第一电流沟道具有低阈值电压Vth,从而使第一电流沟道的电流沟道在低栅极电压(或0V电压)下开启,从而能够增加流过第一电流沟道的反向电流,减少流过半导体功率器件中寄生的体二极管的电流,提高半导体功率器件的反向恢复速度。
用于控制第二n型源区33与n型漂移区21之间的第二电流沟道的开启和关断的第二栅极结构,所述第二栅极结构包括凹陷在所述n型漂移区内的栅沟槽以及位于该栅沟槽内的第二栅介质层34和第二栅极36,第二栅极36通过接栅极电压来控制介于第二n型源区33与n型漂移区21之间的第二电流沟道的开启和关断,第二电流沟道为垂直的电流沟道,可以降低半导体功率器件的芯片尺寸,使得半导体功率器件可以进行更小体积的封装。
图3是本发明提供的一种半导体功率器件的第二个实施例的剖面结构示意图,如图3所示,本发明实施例的半导体功率器件中的第二栅极结构还包括位于所述栅沟槽中的屏蔽栅38,此时,第二栅极36位于栅沟槽的上部,屏蔽栅38位于栅沟槽的下部,屏蔽栅38通过绝缘介质层与第二栅极36隔离,在本实施例中,屏蔽栅38通过场氧化层37与n型漂移区21隔离,屏蔽栅38通过栅介质层34与第二栅极36隔离。屏蔽栅38通常接源极电压,用以在栅沟槽底部形成横向电压,提高半导体功率器件的耐压。本发明实施例的半导体功率器件,屏蔽栅38还可以在栅沟槽的下部并向上延伸至栅沟槽的上部内,此时,栅沟槽的上部的宽度可以大于栅沟槽下部的宽度,该结构在本发明实施例中不再详细展示。
以上具体实施方式及实施例是对本发明技术思想的具体支持,不能以此限定本发明的保护范围,凡是按照本发明提出的技术思想,在本技术方案基础上所做的任何等同变化或等效的改动,均仍属于本发明技术方案保护的范围。

Claims (6)

1.一种半导体功率器件,其特征在于,包括:
n型漏区,位于所述n型漏区之上的n型漂移区,位于所述n型漂移区顶部的至少一个p型体区,位于所述p型体区内的第一n型源区和第二n型源区;
用于控制所述第一n型源区与所述n型漂移区之间的第一电流沟道的开启和关断的第一栅极结构,所述第一栅极结构包括第一栅介质层、第一栅极和n型浮栅,所述第一栅极和所述n型浮栅位于所述第一栅介质层之上,且在横向上,所述n型浮栅位于靠近所述n型漂移区的一侧,所述第一栅极位于靠近所述第一n型源区的一侧并延伸至所述n型浮栅之上,所述第一栅极通过电容耦合作用于所述n型浮栅;位于所述第一栅介质层中的一个开口,所述n型浮栅通过所述开口与所述p型体区接触形成p-n结二极管;
用于控制所述第二n型源区与所述n型漂移区之间的第二电流沟道的开启和关断的第二栅极结构,所述第二栅极结构包括凹陷在所述n型漂移区内的栅沟槽以及位于所述栅沟槽内的第二栅介质层和第二栅极。
2.如权利要求1所述的半导体功率器件,其特征在于,所述第一栅极覆盖所述n型浮栅靠近所述n型漂移区一侧的侧壁。
3.如权利要求1所述的半导体功率器件,其特征在于,还包括:位于所述栅沟槽中的屏蔽栅,所述第二栅极位于所述栅沟槽的上部,所述屏蔽栅位于所述栅沟槽的下部,所述屏蔽栅通过绝缘介质层与所述第二栅极和所述n型漂移区隔离。
4.如权利要求3所述的半导体功率器件,其特征在于,所述屏蔽栅在所述栅沟槽的下部并向上延伸至所述栅沟槽的上部内。
5.如权利要求4所述的半导体功率器件,其特征在于,所述栅沟槽的上部的宽度大于所述栅沟槽的下部的宽度。
6.如权利要求1所述的半导体功率器件,其特征在于,所述开口位于所述n型浮栅下方且靠近所述n型漂移区的一侧。
CN201911184108.XA 2019-11-27 2019-11-27 半导体功率器件 Active CN112864222B (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
CN201911184108.XA CN112864222B (zh) 2019-11-27 2019-11-27 半导体功率器件
KR1020227000423A KR102604725B1 (ko) 2019-11-27 2019-12-05 반도체 전력소자
JP2021551597A JP7173644B2 (ja) 2019-11-27 2019-12-05 半導体パワーデバイス
US17/425,890 US20220285544A1 (en) 2019-11-27 2019-12-05 Semiconductor power device
PCT/CN2019/123317 WO2021103093A1 (zh) 2019-11-27 2019-12-05 半导体功率器件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911184108.XA CN112864222B (zh) 2019-11-27 2019-11-27 半导体功率器件

Publications (2)

Publication Number Publication Date
CN112864222A true CN112864222A (zh) 2021-05-28
CN112864222B CN112864222B (zh) 2022-04-12

Family

ID=75985877

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911184108.XA Active CN112864222B (zh) 2019-11-27 2019-11-27 半导体功率器件

Country Status (5)

Country Link
US (1) US20220285544A1 (zh)
JP (1) JP7173644B2 (zh)
KR (1) KR102604725B1 (zh)
CN (1) CN112864222B (zh)
WO (1) WO2021103093A1 (zh)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040164304A1 (en) * 2002-11-14 2004-08-26 Angelo Magri Insulated gate planar integrated power device with co-integrated schottky diode and process
US20120019284A1 (en) * 2010-07-26 2012-01-26 Infineon Technologies Austria Ag Normally-Off Field Effect Transistor, a Manufacturing Method Therefor and a Method for Programming a Power Field Effect Transistor
CN104576646A (zh) * 2013-10-11 2015-04-29 苏州东微半导体有限公司 一种集成电路芯片及其制造方法
US20150349110A1 (en) * 2014-05-30 2015-12-03 Texas Instruments Incorporated Mosfet having dual-gate cells with an integrated channel diode
CN106229343A (zh) * 2016-08-12 2016-12-14 上海鼎阳通半导体科技有限公司 超结器件
CN109216175A (zh) * 2017-07-03 2019-01-15 无锡华润上华科技有限公司 半导体器件的栅极结构及其制造方法
CN109755310A (zh) * 2017-11-01 2019-05-14 苏州东微半导体有限公司 一种分栅结构的功率晶体管
CN109755309A (zh) * 2017-11-01 2019-05-14 苏州东微半导体有限公司 一种功率晶体管
US20190221644A1 (en) * 2016-06-17 2019-07-18 Jun Hu Top Structure of Super Junction MOSFETS and Methods of Fabrication
CN110061057A (zh) * 2019-05-06 2019-07-26 重庆大学 一种具有集成隧穿二极管的超结功率mosfet

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5225361A (en) 1990-03-08 1993-07-06 Matshshita Electronics Coropration Non-volatile semiconductor memory device and a method for fabricating the same
JPH07106444A (ja) * 1993-10-01 1995-04-21 Hitachi Ltd 半導体記憶装置およびその製造方法
CN102169882B (zh) * 2010-02-26 2015-02-25 苏州东微半导体有限公司 半导体存储器器件及其制造方法
US8564047B2 (en) * 2011-09-27 2013-10-22 Force Mos Technology Co., Ltd. Semiconductor power devices integrated with a trenched clamp diode
CN103426910B (zh) 2012-05-24 2016-01-20 杰力科技股份有限公司 功率半导体元件及其边缘终端结构
NL2008948C2 (nl) 2012-06-06 2013-12-09 G A M Manshanden Man B V Scheepsschroef.
ITTO20120742A1 (it) * 2012-08-24 2014-02-25 St Microelectronics Srl Dispositivo a semiconduttore con modalita' operative lineare e a commutazione migliorate, metodo di fabbricazione del dispositivo a semiconduttore, e metodo di polarizzazione del dispositivo a semiconduttore
CN103247626A (zh) * 2013-05-02 2013-08-14 复旦大学 一种半浮栅器件及其制造方法
KR102335772B1 (ko) 2015-04-07 2021-12-06 삼성전자주식회사 측면 게이트와 2차원 물질 채널을 포함하는 전자소자와 그 제조방법
DE102016107714B4 (de) 2015-08-14 2019-07-18 Infineon Technologies Dresden Gmbh Halbleitervorrichtung mit einer Transistorzelle, die einen Sourcekontakt in einem Graben umfasst, Verfahren zum Herstellen der Halbleitervorrichtung und integrierte Schaltung

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040164304A1 (en) * 2002-11-14 2004-08-26 Angelo Magri Insulated gate planar integrated power device with co-integrated schottky diode and process
US20120019284A1 (en) * 2010-07-26 2012-01-26 Infineon Technologies Austria Ag Normally-Off Field Effect Transistor, a Manufacturing Method Therefor and a Method for Programming a Power Field Effect Transistor
CN104576646A (zh) * 2013-10-11 2015-04-29 苏州东微半导体有限公司 一种集成电路芯片及其制造方法
US20150349110A1 (en) * 2014-05-30 2015-12-03 Texas Instruments Incorporated Mosfet having dual-gate cells with an integrated channel diode
US20190221644A1 (en) * 2016-06-17 2019-07-18 Jun Hu Top Structure of Super Junction MOSFETS and Methods of Fabrication
CN106229343A (zh) * 2016-08-12 2016-12-14 上海鼎阳通半导体科技有限公司 超结器件
CN109216175A (zh) * 2017-07-03 2019-01-15 无锡华润上华科技有限公司 半导体器件的栅极结构及其制造方法
CN109755310A (zh) * 2017-11-01 2019-05-14 苏州东微半导体有限公司 一种分栅结构的功率晶体管
CN109755309A (zh) * 2017-11-01 2019-05-14 苏州东微半导体有限公司 一种功率晶体管
CN110061057A (zh) * 2019-05-06 2019-07-26 重庆大学 一种具有集成隧穿二极管的超结功率mosfet

Also Published As

Publication number Publication date
JP7173644B2 (ja) 2022-11-16
US20220285544A1 (en) 2022-09-08
WO2021103093A1 (zh) 2021-06-03
JP2022522762A (ja) 2022-04-20
KR102604725B1 (ko) 2023-11-20
KR20220020334A (ko) 2022-02-18
CN112864222B (zh) 2022-04-12

Similar Documents

Publication Publication Date Title
KR102206965B1 (ko) 트렌치형 전력 트랜지스터
CN109755310B (zh) 一种分栅结构的功率晶体管
KR20200027014A (ko) Igbt 전력소자
CN109755311B (zh) 一种沟槽型功率晶体管
KR20200017416A (ko) 전력 mosfet 소자
CN112864222B (zh) 半导体功率器件
CN112864221B (zh) 半导体超结功率器件
CN112864234B (zh) Igbt功率器件
CN112864150B (zh) 超结功率器件
CN113748520B (zh) Igbt器件
KR102519235B1 (ko) 반도체 초접합 전력소자
CN112885900B (zh) 一种igbt器件
CN115966590A (zh) 半导体功率器件

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant