CN112764385A - System and method for realizing small PLC bus - Google Patents

System and method for realizing small PLC bus Download PDF

Info

Publication number
CN112764385A
CN112764385A CN201911003551.2A CN201911003551A CN112764385A CN 112764385 A CN112764385 A CN 112764385A CN 201911003551 A CN201911003551 A CN 201911003551A CN 112764385 A CN112764385 A CN 112764385A
Authority
CN
China
Prior art keywords
module
expansion
address
cpu module
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201911003551.2A
Other languages
Chinese (zh)
Inventor
赵德政
陈海
郭肖旺
南扬
郭佳
王永峰
郝瑞华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cec Intelligent Technology Co ltd
Original Assignee
Cec Intelligent Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cec Intelligent Technology Co ltd filed Critical Cec Intelligent Technology Co ltd
Priority to CN201911003551.2A priority Critical patent/CN112764385A/en
Publication of CN112764385A publication Critical patent/CN112764385A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/04Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/05Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
    • G05B19/054Input/output
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/10Plc systems
    • G05B2219/11Plc I-O input output
    • G05B2219/1131I-O connected to a bus

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Programmable Controllers (AREA)

Abstract

The invention provides a system and a method for realizing a small PLC bus. The system comprises a CPU module and a plurality of expansion IO modules, wherein the CPU module is connected with the expansion IO modules by adopting a bus type topological structure, and the CPU module is provided with a serial communication interface and an address configuration line; each expansion IO module except the last expansion IO module is provided with a serial communication interface and two address configuration lines, the serial communication interface of each expansion IO module is connected with the serial communication interface of the adjacent CPU module or expansion IO module, one address configuration line is connected with the address configuration line of the previous expansion IO module or CPU module and used for detecting the level, and the other address configuration line is connected with the address configuration line of the next expansion IO module and used for providing the configuration level for the next expansion IO module. The invention is simple to realize and has lower cost.

Description

System and method for realizing small PLC bus
Technical Field
The invention relates to the technical field of automation control, in particular to a system and a method for realizing a small PLC bus.
Background
A PLC (Programmable Logic Controller) is an electronic device that operates by digital operations specifically designed for use in an industrial environment. Since the appearance of the PLC, the PLC has the advantages of strong function, high reliability, convenient use, small volume and the like, and is widely applied to automatic control systems in various industries such as petroleum, chemical engineering, high-speed rail, electric power and the like. The PLC is the core of a programmable control system and is mainly used for running control logic and executing field I/O variable refreshing operation.
PLCs are widely used by virtue of their flexibility of programming. The small PLC has a small number of controllable I/O variables, but due to the characteristics of small size, low price, simplicity in use and the like, the small PLC is largely realized in some simple controls. The small PLC uses a programming memory to store and carry out operations such as logic operation, sequence operation, timing and counting, and can operate various machines or production processes through data input and output.
However, because the IO resources included in the small PLC are limited, the IO resources of the PLC sometimes need to be increased by using an extended IO module, so that the small PLC has richer IO resources and is suitable for more application scenarios. In order to enable the CPU module of the PLC to quickly access the data of the extended IO, a PLC bus is proposed for such a demand. The bus schemes commonly used in the market all need a special bus controller, which additionally increases the cost, and is not practical for small-sized PLCs with relatively low performance requirements.
Disclosure of Invention
The system and the method for realizing the small PLC bus are simple to realize and low in cost.
In a first aspect, the present invention provides a system for implementing a small PLC bus, where the system includes a CPU module and a plurality of extended IO modules, and the CPU module and the extended IO modules are connected by using a bus topology, where,
the CPU module is provided with a serial communication interface and an address configuration line;
each expansion IO module except the last expansion IO module is provided with a serial communication interface and two address configuration lines, the serial communication interface of each expansion IO module is connected with the serial communication interface of the adjacent CPU module or expansion IO module, one address configuration line is connected with the address configuration line of the previous expansion IO module or CPU module and used for detecting the level, and the other address configuration line is connected with the address configuration line of the next expansion IO module and used for providing the configuration level for the next expansion IO module.
Optionally, the last expansion IO module has a serial communication interface and an address configuration line, the serial communication interface is connected to the serial communication interface of the previous expansion IO module, and the address configuration line is connected to the address configuration line of the previous expansion IO module and is used for detecting the level.
Optionally, the serial communication interface is an RS485 interface.
Optionally, the communication data frame transmitted between the CPU module and the extended IO module includes a start identifier, a slave address, a command, a data length, data, and a CRC field.
Optionally, when the CPU module broadcasts a message to each extended IO module, the slave address field is set to be FF, and all the extended IO modules can receive the message broadcasted by the CPU module; and when each expansion IO module sends a response to the CPU module, each expansion IO module sets the address field of the slave to be the address of the expansion IO module.
In a second aspect, the present invention provides a method for implementing a small PLC bus, including:
the CPU module sends broadcast to each expansion IO module through a serial communication interface, and configuration addresses of all the expansion IO modules are cleared, wherein the CPU module is connected with all the expansion IO modules by adopting a bus type topological structure;
the CPU module sets an address configuration line of the CPU module to be at a high level, so that the address configuration line of a first expansion IO module connected with the CPU module is at the high level, and sends a configuration address command to the first expansion IO module connected with the CPU module, the first expansion IO module checks whether the address configuration line and an address are configured, if the address configuration line is at the high level and the address is not configured, the CPU module configures an address of the CPU module, then sends a response to the CPU module, and sets the address configuration line of a second expansion IO module to be at the high level;
for each expansion IO module behind the first expansion IO module, receiving a configuration address command sent by the previous expansion IO module, checking whether an address configuration line and an address are configured or not, if the address configuration line is high level and the address is not configured, configuring the address of the expansion IO module, sending a response to the CPU module, and setting the address configuration line of the next expansion IO module to be high level until the address configuration of all the expansion IO modules is completed;
and the CPU module is used as a host to carry out data communication with each expansion IO module as a slave according to the address.
Optionally, the serial communication interface is an RS485 interface.
Optionally, the communication data frame transmitted between the CPU module and the extended IO module includes a start identifier, a slave address, a command, a data length, data, and a CRC field.
Optionally, when the CPU module broadcasts a packet to each extended IO module, the slave address field is set to be FF, and all the extended IO modules can receive the packet broadcast by the CPU module.
Optionally, when each extended IO module sends a response to the CPU module, each extended IO module sets the slave address field as its own address.
According to the system and the method for realizing the small PLC bus, the CPU module is connected with the plurality of expansion IO modules through a bus type topological structure, the CPU module is communicated with the expansion IO modules through a serial communication interface, a master-slave communication mechanism is adopted, the CPU module serves as a master, the expansion IO modules serve as slaves, the master polls the slaves in a certain mode, and sends data to the slaves or reads data of the slaves, so that the small PLC bus scheme based on the serial communication interface is realized. Compared with the prior art, the invention has simple realization, the CPU module is provided with the RS485 controller, the extra cost is not required to be added, and the cost is lower.
Drawings
Fig. 1 is a schematic structural diagram of an implementation system of a small PLC bus according to an embodiment of the present invention;
fig. 2 is a structural diagram of a communication data frame transmitted between a CPU module and an expansion IO module according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
An embodiment of the present invention provides a system for implementing a small PLC bus, as shown in fig. 1, where the system includes a CPU module and a plurality of expansion IO modules, and the CPU module and the expansion IO modules are connected by using a bus topology structure, where,
the CPU module is provided with a serial communication interface and an address configuration line;
each expansion IO module except the last expansion IO module is provided with a serial communication interface and two address configuration lines, the serial communication interface of each expansion IO module is connected with the serial communication interface of the adjacent CPU module or expansion IO module, one address configuration line is connected with the address configuration line of the previous expansion IO module or CPU module and used for detecting the level, and the other address configuration line is connected with the address configuration line of the next expansion IO module and used for providing the configuration level for the next expansion IO module.
According to the implementation system of the small PLC bus provided by the embodiment of the invention, the CPU module is connected with the plurality of expansion IO modules by adopting a bus type topological structure, the CPU module and the expansion IO are communicated through a serial communication interface, a master-slave communication mechanism is adopted, the CPU module is used as a master, the expansion IO module is used as a slave, the master polls the slave in a certain mode, and sends data to the slave or reads data of the slave, so that the small PLC bus scheme based on the serial communication interface is realized. Compared with the prior art, the invention has simple realization, the CPU module is provided with the RS485 controller, the extra cost is not required to be added, and the cost is lower.
Optionally, the last expansion IO module has a serial communication interface and an address configuration line, the serial communication interface is connected to the serial communication interface of the previous expansion IO module, and the address configuration line is connected to the address configuration line of the previous expansion IO module and is used for detecting the level.
Optionally, the serial communication interface is an RS485 interface.
Optionally, the communication data frame transmitted between the CPU module and the extended IO module includes a start identifier, a slave address, a command, a data length, data, and a CRC field.
Optionally, when the CPU module broadcasts a message to each extended IO module, the slave address field is set to be FF, and all the extended IO modules can receive the message broadcasted by the CPU module; and when each expansion IO module sends a response to the CPU module, each expansion IO module sets the address field of the slave to be the address of the expansion IO module.
The method for implementing the small PLC bus according to the embodiment of the present invention will be described in detail below.
As shown in fig. 1, in this embodiment, two-wire RS485 is used for wiring, and a bus topology is used, and the CPU module and the extended IO module of the PLC communicate with each other through the RS 485. It can be seen from fig. 1 that in addition to the RS485 bus, there is an address configuration line, which can be controlled by the GPIO of the processor, and by which the slave that needs to be configured can be specified. The expansion IO module of the PLC provides an RS485 interface, but is different from the CPU module in that two address configuration lines are provided, wherein one address configuration line is used for connecting the previous expansion IO module and is used for detecting the level, and the other address configuration line is connected with the next expansion IO module and is used for providing the configuration level.
In the embodiment, a communication mode of one master and multiple slaves is adopted, a CPU module of the PLC is used as a master, and an extended IO module of the PLC is used as a slave, that is, each bus access is initiated by the master, and the slave receives data of the master and responds. In order to ensure the reliability of data transmission, a question-and-answer mode is adopted, namely, after the host sends data, the host waits for the response of the slave, and the host receives the response or waits for overtime, so that the communication can be ended. In order to distinguish the slaves, the addresses of the slaves are required, and in this embodiment, the addresses are configured based on address configuration lines, the address configuration lines are led out from the CPU module of the PLC to the first extended IO module, the first extended IO module leads out an address configuration line to the second extended IO module, and so on.
When the configuration is started, the CPU module of the PLC sends a broadcast to clear configuration addresses of all slave machines, then the CPU module sets an address configuration line led out from the CPU module to be at a high level, namely, the address configuration line of the first expansion IO module is at the high level, so that when the CPU module sends a command for configuring the address, the first expansion IO module checks whether the address configuration line and the address are configured or not after receiving the command, if the address configuration line is at the high level and the address is not configured, the address of the CPU module is set, then a response is sent to the CPU module, and the address configuration line of the second expansion IO module is set to be at the high level.
And then the configuration modes of the second expansion IO module and the third expansion IO module are the same as that of the first expansion IO module.
After the configuration address is completed, the CPU module of the PLC as a host can send data to a specific slave and complete data communication with the slave.
The structure of the communication data frame transmitted between the CPU module and the extended IO module is shown in fig. 2, and includes a start identifier, a slave address, a command, a data length, a data and a CRC (Cyclic Redundancy Check) field, wherein,
the start identifier field is used to determine the start of the data frame, and the start position of the communication data frame can be determined by two ways, one is that the first byte received is determined as the start position, and the other is by determining a fixed start identifier. The second method is adopted in the embodiment to increase the reliability of communication and reduce the interference caused by unstable data link.
The slave address field is used for identifying slave addresses related to the communication, the communication is initiated by the host in the embodiment, and all the slaves of data sent by the host receive the data due to the characteristics of the RS485, so that the slaves need to distinguish whether the received data is addressed to the slaves, and therefore, one slave address is needed for judging a destination address of the data; similarly, when the slave responds, the slave needs to fill the slave address into the field so that the master can determine the source address of the received data. And the FF is filled in the address field of the slave machine during broadcasting, and all the slave machines receive the message.
The command field is used to identify the role of the message, for configuring addresses, reading or writing data, etc.
The data length is used to identify the length of data in a data frame, and the length of the field is only one byte, so that a maximum of 255 data can be provided in one communication.
The CRC field is used to check the entire communication data frame to ensure the correctness of the data, and in this embodiment, a two-byte CRC is used for checking.
The following describes a specific implementation flow of the method for implementing a small PLC bus according to the present invention with reference to a specific embodiment.
Firstly, a CPU module of the PLC sends a communication frame for clearing configuration address data in a broadcasting mode, an extended IO module of the PLC clears the configuration address after receiving the communication frame, and the purpose of doing so is to initialize the extended IO module of the PLC.
Then, the CPU module of the PLC sets the address configuration line to be at a high level, broadcasts and sends a configuration address command, the configuration address value is 1, the first expansion IO module behind the CPU module receives data check and finds that the address configuration line is at the high level and the address is not configured, sets the address of the first expansion IO module to be 1, sends a response frame, and sets the address configuration line of the next expansion IO module to be at the high level.
And then, the CPU module broadcasts and sends a configuration address command, the configuration address is 2, the second expansion IO module configures the address bit of the second expansion IO module as the first expansion IO module, the next address configuration line is set to be a high level, and the addresses of all the expansion IO modules are configured according to the method. And finally, the CPU module carries out data communication with each expansion IO module according to the address.
The above description is only for the specific embodiment of the present invention, but the scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention are included in the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.

Claims (10)

1. A system for implementing a small PLC bus comprises a CPU module and a plurality of expansion IO modules, wherein the CPU module and the expansion IO modules are connected by adopting a bus type topology structure,
the CPU module is provided with a serial communication interface and an address configuration line;
each expansion IO module except the last expansion IO module is provided with a serial communication interface and two address configuration lines, the serial communication interface of each expansion IO module is connected with the serial communication interface of the adjacent CPU module or expansion IO module, one address configuration line is connected with the address configuration line of the previous expansion IO module or CPU module and used for detecting the level, and the other address configuration line is connected with the address configuration line of the next expansion IO module and used for providing the configuration level for the next expansion IO module.
2. The system of claim 1, wherein the last expansion IO module has a serial communication interface and an address configuration line, the serial communication interface is connected to the serial communication interface of the previous expansion IO module, and the address configuration line is connected to the address configuration line of the previous expansion IO module and is configured to detect the level.
3. The system of claim 1 or 2, wherein the serial communication interface is an RS485 interface.
4. The system of claim 1, wherein a communication data frame transmitted between the CPU module and the extended IO module includes a start identifier, a slave address, a command, a data length, data, and a CRC field.
5. The system according to claim 4, wherein when the CPU module broadcasts a message to each extended IO module, the slave address field is set to FF, and all extended IO modules can receive the message broadcasted by the CPU module; and when each expansion IO module sends a response to the CPU module, each expansion IO module sets the address field of the slave to be the address of the expansion IO module.
6. A method for realizing a small PLC bus is characterized by comprising the following steps:
the CPU module sends broadcast to each expansion IO module through a serial communication interface, and configuration addresses of all the expansion IO modules are cleared, wherein the CPU module is connected with all the expansion IO modules by adopting a bus type topological structure;
the CPU module sets an address configuration line of the CPU module to be at a high level, so that the address configuration line of a first expansion IO module connected with the CPU module is at the high level, and sends a configuration address command to the first expansion IO module connected with the CPU module, the first expansion IO module checks whether the address configuration line and an address are configured, if the address configuration line is at the high level and the address is not configured, the CPU module configures an address of the CPU module, then sends a response to the CPU module, and sets the address configuration line of a second expansion IO module to be at the high level;
for each expansion IO module behind the first expansion IO module, receiving a configuration address command sent by the previous expansion IO module, checking whether an address configuration line and an address are configured or not, if the address configuration line is high level and the address is not configured, configuring the address of the expansion IO module, sending a response to the CPU module, and setting the address configuration line of the next expansion IO module to be high level until the address configuration of all the expansion IO modules is completed;
and the CPU module is used as a host to carry out data communication with each expansion IO module as a slave according to the address.
7. The method of claim 6, wherein the serial communication interface is an RS485 interface.
8. The method of claim 6, wherein a communication data frame transmitted between the CPU module and the extended IO module includes a start identifier, a slave address, a command, a data length, data, and a CRC field.
9. The method according to claim 8, wherein when the CPU module broadcasts a message to each of the extended IO modules, the slave address field is set to FF, and all the extended IO modules can receive the message broadcasted by the CPU module.
10. The method according to claim 8, wherein each extended IO module sets the slave address field to its own address when it sends a response to the CPU module.
CN201911003551.2A 2019-10-21 2019-10-21 System and method for realizing small PLC bus Pending CN112764385A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911003551.2A CN112764385A (en) 2019-10-21 2019-10-21 System and method for realizing small PLC bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911003551.2A CN112764385A (en) 2019-10-21 2019-10-21 System and method for realizing small PLC bus

Publications (1)

Publication Number Publication Date
CN112764385A true CN112764385A (en) 2021-05-07

Family

ID=75691834

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911003551.2A Pending CN112764385A (en) 2019-10-21 2019-10-21 System and method for realizing small PLC bus

Country Status (1)

Country Link
CN (1) CN112764385A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114093090A (en) * 2021-11-17 2022-02-25 广东臻享云科技发展有限公司 Automatic change and adjust precious lease device that charges of distributed

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1936744A (en) * 2006-10-20 2007-03-28 艾默生网络能源有限公司 Programmable logical controller, its expanded module and its hardware expanding method
CN101145046A (en) * 2007-08-24 2008-03-19 上海正航电子科技有限公司 Interface of programmable logic controller and expansion module
CN102012885A (en) * 2010-09-15 2011-04-13 开源集成电路(苏州)有限公司 System and method for realizing communication by adopting dynamic I2C bus
CN203630575U (en) * 2013-12-24 2014-06-04 南京科远自动化集团股份有限公司 Communication structure between controller and expansion modules
CN107315706A (en) * 2017-05-31 2017-11-03 深圳市显控科技股份有限公司 A kind of modularization PLC spread communication systems and communication means
CN107577630A (en) * 2017-08-30 2018-01-12 武汉市敏控科技有限公司 A kind of expansion module automatic addressing system
CN108897277A (en) * 2018-08-09 2018-11-27 昆明理工大学 A kind of independent I/O module address automatic allocating method and structure of PLC

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1936744A (en) * 2006-10-20 2007-03-28 艾默生网络能源有限公司 Programmable logical controller, its expanded module and its hardware expanding method
CN101145046A (en) * 2007-08-24 2008-03-19 上海正航电子科技有限公司 Interface of programmable logic controller and expansion module
CN102012885A (en) * 2010-09-15 2011-04-13 开源集成电路(苏州)有限公司 System and method for realizing communication by adopting dynamic I2C bus
CN203630575U (en) * 2013-12-24 2014-06-04 南京科远自动化集团股份有限公司 Communication structure between controller and expansion modules
CN107315706A (en) * 2017-05-31 2017-11-03 深圳市显控科技股份有限公司 A kind of modularization PLC spread communication systems and communication means
CN107577630A (en) * 2017-08-30 2018-01-12 武汉市敏控科技有限公司 A kind of expansion module automatic addressing system
CN108897277A (en) * 2018-08-09 2018-11-27 昆明理工大学 A kind of independent I/O module address automatic allocating method and structure of PLC

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
刘建辉: "《高等学校"十五"规划教材 计算机网络实用技术》", 30 June 2003, 中国矿业大学出版社 *
敖志刚: "《下一代因特网及其新技术》", 30 January 2013, 国防工业出版社 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114093090A (en) * 2021-11-17 2022-02-25 广东臻享云科技发展有限公司 Automatic change and adjust precious lease device that charges of distributed

Similar Documents

Publication Publication Date Title
CN100524119C (en) Interface of programmable logic controller and expansion module
CN108733604B (en) 485 bus intelligent expansion method and device based on modbus communication protocol
US8874816B2 (en) Resolving address conflicts for master-slave communications over a single-wire bus between a master circuit and at least two slave circuits
CN111124986B (en) Asynchronous serial port communication protocol compatible with Modbus and high in efficiency
CN101592934A (en) The communication means of programmable logic controller (PLC) and expansion module
CN112291387B (en) Method, device and equipment for automatically addressing master and slave machines and storage medium
CN101464848A (en) Serial bus expansion method and apparatus
EP1014273A2 (en) Method of start/stop synchronous data transmission
CN105279130A (en) Method for operating multiple I2C devices with same address
CN103186440A (en) Method, device and system for detecting in-place state of sub cards
US8307137B2 (en) Remote communication method of a network
CN101895462B (en) Serial communication gateway
CN112764385A (en) System and method for realizing small PLC bus
CN116578521B (en) Single-bus communication method, device, system and equipment
CN102353118B (en) Control method for judging master-slave relation of double wire controllers of air conditioner
CN103346943B (en) Data transmission method and system
CN106052045B (en) Air conditioner multi-split method based on power line carrier communication network
JPWO2010137365A1 (en) Semiconductor integrated circuit device
JP2004280304A (en) Field bus system, communication method and master/ slave
CN104460445A (en) CAN bus communication terminal resistor accessing method
CN112769666B (en) PLC inter-station communication method
CN210518417U (en) Address allocation system
CN113961496A (en) Communication circuit system, method, chip and storage medium
CN103294637B (en) Based on the Magnetic isolation data input/output module of ARM adaptive direction control
CN110679118B (en) Processing process data

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20210507