CN112380802A - 集成电路的半自动化设计的方法、电脑程式产品以及系统 - Google Patents
集成电路的半自动化设计的方法、电脑程式产品以及系统 Download PDFInfo
- Publication number
- CN112380802A CN112380802A CN201910689087.0A CN201910689087A CN112380802A CN 112380802 A CN112380802 A CN 112380802A CN 201910689087 A CN201910689087 A CN 201910689087A CN 112380802 A CN112380802 A CN 112380802A
- Authority
- CN
- China
- Prior art keywords
- circuit
- semi
- local
- sub
- automated design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 51
- 238000004590 computer program Methods 0.000 title claims abstract description 19
- 238000012938 design process Methods 0.000 claims abstract description 44
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000010355 oscillation Effects 0.000 description 2
- 239000000470 constituent Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/373—Design optimisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2111/00—Details relating to CAD techniques
- G06F2111/20—Configuration CAD, e.g. designing by assembling or positioning modules selected from libraries of predesigned modules
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Architecture (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (28)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910689087.0A CN112380802B (zh) | 2019-07-29 | 2019-07-29 | 集成电路的半自动化设计的方法以及系统 |
TW108138541A TWI789555B (zh) | 2019-07-29 | 2019-10-25 | 用於積體電路之半自動化設計的方法、電腦程式產品以及系統 |
US16/937,617 US20210034806A1 (en) | 2019-07-29 | 2020-07-24 | Method, computer readable medium and system for semi-automated design of integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910689087.0A CN112380802B (zh) | 2019-07-29 | 2019-07-29 | 集成电路的半自动化设计的方法以及系统 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112380802A true CN112380802A (zh) | 2021-02-19 |
CN112380802B CN112380802B (zh) | 2024-04-19 |
Family
ID=74259306
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910689087.0A Active CN112380802B (zh) | 2019-07-29 | 2019-07-29 | 集成电路的半自动化设计的方法以及系统 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20210034806A1 (zh) |
CN (1) | CN112380802B (zh) |
TW (1) | TWI789555B (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI806286B (zh) * | 2021-12-14 | 2023-06-21 | 瑞昱半導體股份有限公司 | 用於濾波器的積體電路佈局及積體電路佈局方法 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200501588A (en) * | 2003-06-27 | 2005-01-01 | Univ Nat Yunlin Sci & Tech | Phase lock loop circuit having rapid lock frequency |
CN1725225A (zh) * | 2004-07-22 | 2006-01-25 | 松下电器产业株式会社 | 半导体集成电路器件的设计方法 |
CN1756082A (zh) * | 2004-09-27 | 2006-04-05 | 扬智科技股份有限公司 | 一种锁相回路抖动信号检测电路装置及其运作方法 |
US20080141210A1 (en) * | 2006-02-07 | 2008-06-12 | International Business Machines Corproation | Automatic back annotation of a functional definition of an integrated circuit design based upon physical layout |
CN104809264A (zh) * | 2014-01-28 | 2015-07-29 | 格罗方德半导体公司 | 用于创建集成电路布局方法、计算机系统及可读储存媒介 |
CN108121847A (zh) * | 2016-11-29 | 2018-06-05 | 台湾积体电路制造股份有限公司 | 集成电路仿真方法 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5369376A (en) * | 1991-11-29 | 1994-11-29 | Standard Microsystems, Inc. | Programmable phase locked loop circuit and method of programming same |
US6704908B1 (en) * | 1999-11-17 | 2004-03-09 | Amadala Limited | Method and apparatus for automatically generating a phase lock loop (PLL) |
JP4528728B2 (ja) * | 2006-01-31 | 2010-08-18 | 株式会社東芝 | デジタル回路の自動設計装置、自動設計方法、および自動設計プログラム |
-
2019
- 2019-07-29 CN CN201910689087.0A patent/CN112380802B/zh active Active
- 2019-10-25 TW TW108138541A patent/TWI789555B/zh active
-
2020
- 2020-07-24 US US16/937,617 patent/US20210034806A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200501588A (en) * | 2003-06-27 | 2005-01-01 | Univ Nat Yunlin Sci & Tech | Phase lock loop circuit having rapid lock frequency |
CN1725225A (zh) * | 2004-07-22 | 2006-01-25 | 松下电器产业株式会社 | 半导体集成电路器件的设计方法 |
CN1756082A (zh) * | 2004-09-27 | 2006-04-05 | 扬智科技股份有限公司 | 一种锁相回路抖动信号检测电路装置及其运作方法 |
US20080141210A1 (en) * | 2006-02-07 | 2008-06-12 | International Business Machines Corproation | Automatic back annotation of a functional definition of an integrated circuit design based upon physical layout |
CN104809264A (zh) * | 2014-01-28 | 2015-07-29 | 格罗方德半导体公司 | 用于创建集成电路布局方法、计算机系统及可读储存媒介 |
CN108121847A (zh) * | 2016-11-29 | 2018-06-05 | 台湾积体电路制造股份有限公司 | 集成电路仿真方法 |
Also Published As
Publication number | Publication date |
---|---|
TW202105052A (zh) | 2021-02-01 |
US20210034806A1 (en) | 2021-02-04 |
CN112380802B (zh) | 2024-04-19 |
TWI789555B (zh) | 2023-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102210101B (zh) | 高速pll时钟乘法器 | |
JP5793213B2 (ja) | 同期化手段を備えた位相ロックループデバイス | |
CN112380802B (zh) | 集成电路的半自动化设计的方法以及系统 | |
JP2014217060A (ja) | ランダムノイズ動作モードへの管理された遷移を伴う位相ロックループ装置 | |
US9041474B2 (en) | Phase locked loop with bandwidth control | |
US9698801B2 (en) | Phase locked loop circuit control device and control method of phase locked loop circuit | |
US11699011B2 (en) | Method, computer readable medium and system for automated design of controllable oscillator | |
US7362185B1 (en) | Analog based, state machine controlled, frequency smooth switching method for frequency timing generators | |
US8891302B2 (en) | Electronic equipment | |
US20070254613A1 (en) | Overshoot reduction in VCO calibration for serial link phase lock loop (PLL) | |
TWI620416B (zh) | 經由儲存的頻帶值在後續校準加速pll鎖定時間之系統及方法 | |
US9571109B2 (en) | Voltage controlled oscillator runaway prevention | |
US9847869B1 (en) | Frequency synthesizer with microcode control | |
KR20170063219A (ko) | Bms sw의 소스 코드를 생성하는 소스 코드 생성 장치 및 소스 코드 생성 방법 | |
CN109150166B (zh) | 一种锁相环路的带宽控制系统和方法 | |
CN114826254B (zh) | 一种锁相环电路、本地振荡器及电子设备 | |
CN217486475U (zh) | 一种锁相环电路、本地振荡器及电子设备 | |
US20240137029A1 (en) | Sampling fractional-n phase-locked loop with feedback spur compensation | |
WO2019236936A1 (en) | Voltage-controlled oscillators with ramped voltages | |
US20090184740A1 (en) | Phase-Locked Loop Circuit with Accelerated Frequency Acquisition | |
WO2024103703A1 (zh) | 制式卸载方法、网络管理设备和存储介质 | |
CN117348975B (zh) | 集群的部署方法、装置、设备及存储介质 | |
KR101692112B1 (ko) | 주파수 합성기의 주파수 보정 방법 및 장치 | |
TW201836278A (zh) | 相位控制振盪器 | |
US20190324100A1 (en) | Phase-domain detection apparatus for mit application and method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information | ||
CB02 | Change of applicant information |
Address after: 361005 1501, zone a, innovation building, software park, torch hi tech Zone, Xiamen City, Fujian Province Applicant after: Xingchen Technology Co.,Ltd. Address before: 361005 1501, zone a, innovation building, software park, torch hi tech Zone, Xiamen City, Fujian Province Applicant before: Xiamen Xingchen Technology Co.,Ltd. Address after: 361005 1501, zone a, innovation building, software park, torch hi tech Zone, Xiamen City, Fujian Province Applicant after: Xiamen Xingchen Technology Co.,Ltd. Address before: 361005 1501, zone a, innovation building, software park, torch hi tech Zone, Xiamen City, Fujian Province Applicant before: Xiamen Xingchen Technology Co.,Ltd. |
|
GR01 | Patent grant | ||
GR01 | Patent grant |