CN112236863A - 感光组件及其制作方法 - Google Patents
感光组件及其制作方法 Download PDFInfo
- Publication number
- CN112236863A CN112236863A CN201980036373.5A CN201980036373A CN112236863A CN 112236863 A CN112236863 A CN 112236863A CN 201980036373 A CN201980036373 A CN 201980036373A CN 112236863 A CN112236863 A CN 112236863A
- Authority
- CN
- China
- Prior art keywords
- photosensitive
- layer
- rewiring layer
- conductive
- molding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 29
- 238000000465 moulding Methods 0.000 claims abstract description 111
- 238000000034 method Methods 0.000 claims abstract description 48
- 239000002184 metal Substances 0.000 claims description 14
- 238000007747 plating Methods 0.000 claims description 14
- 238000005520 cutting process Methods 0.000 claims description 12
- 238000004806 packaging method and process Methods 0.000 claims description 6
- 230000000712 assembly Effects 0.000 claims description 5
- 238000000429 assembly Methods 0.000 claims description 5
- 229910000679 solder Inorganic materials 0.000 claims description 4
- 230000000149 penetrating effect Effects 0.000 claims description 2
- 238000002360 preparation method Methods 0.000 claims description 2
- 239000007943 implant Substances 0.000 claims 2
- 206010070834 Sensitisation Diseases 0.000 abstract description 3
- 230000008313 sensitization Effects 0.000 abstract description 3
- 230000005611 electricity Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 238000005452 bending Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14636—Interconnect structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14618—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14632—Wafer-level processed structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14687—Wafer level processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08151—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/08221—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/08225—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/24195—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/80003—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/80006—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15322—Connection portion the connection portion being formed on the die mounting surface of the substrate being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Structure Of Printed Boards (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
本申请提供了一种感光组件,其包括:感光芯片,其具有第一表面和背对所述第一表面的第二表面,所述第一表面具有感光区域;电子元件,布置于所述感光芯片周围;模制部,通过模制工艺形成并将所述电子元件和所述感光芯片封装在一起,所述模制部具有与所述第一表面齐平的第三表面;以及第一再布线层,形成在所述第一表面的非感光区域和所述第三表面上,并且感光芯片的衬垫通过所述第一再布线层与所述电子元件电连接;其中,所述感光组件的侧面或底面具有导电区域且该导电区域与所述第一再布线层电连接。本申请还提供了相应的感光组件制作方法。本申请可以使感光组件设计上的限制减少;使移动终端中的摄像模组更加模块化且易于更换。
Description
PCT国内申请,说明书已公开。
Claims (26)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810812766.8A CN110752225B (zh) | 2018-07-23 | 2018-07-23 | 感光组件及其制作方法 |
CN2018108127668 | 2018-07-23 | ||
PCT/CN2019/088953 WO2020019863A1 (zh) | 2018-07-23 | 2019-05-29 | 感光组件及其制作方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN112236863A true CN112236863A (zh) | 2021-01-15 |
Family
ID=69181280
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810812766.8A Active CN110752225B (zh) | 2018-07-23 | 2018-07-23 | 感光组件及其制作方法 |
CN201980036373.5A Pending CN112236863A (zh) | 2018-07-23 | 2019-05-29 | 感光组件及其制作方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810812766.8A Active CN110752225B (zh) | 2018-07-23 | 2018-07-23 | 感光组件及其制作方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US20210296389A1 (zh) |
EP (1) | EP3813117A4 (zh) |
KR (1) | KR102525788B1 (zh) |
CN (2) | CN110752225B (zh) |
WO (1) | WO2020019863A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111866322A (zh) * | 2019-04-30 | 2020-10-30 | 宁波舜宇光电信息有限公司 | 摄像模组及其感光组件、电子设备和制备方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101232033A (zh) * | 2007-01-23 | 2008-07-30 | 育霈科技股份有限公司 | 影像感测器模块与其方法 |
CN101246897A (zh) * | 2007-02-12 | 2008-08-20 | 育霈科技股份有限公司 | 具有晶粒容纳孔洞的晶圆级影像传感器封装与其方法 |
CN102386196A (zh) * | 2010-09-02 | 2012-03-21 | 索尼公司 | 半导体器件、其制造方法和电子装置 |
US20120286400A1 (en) * | 2007-12-27 | 2012-11-15 | Stats Chippac, Ltd. | Semiconductor Device with Optical Sensor and Method of Forming Interconnect Structure on Front and Backside of the Device |
US20160163755A1 (en) * | 2014-12-09 | 2016-06-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Image sensor chip sidewall interconnection |
CN107507821A (zh) * | 2017-09-05 | 2017-12-22 | 中芯长电半导体(江阴)有限公司 | 集成图像传感器芯片及逻辑芯片的封装结构及封装方法 |
US20180090530A1 (en) * | 2016-09-23 | 2018-03-29 | Samsung Electro-Mechanics Co., Ltd. | Fan-out sensor package and camera module including the same |
CN109979951A (zh) * | 2017-12-28 | 2019-07-05 | 宁波舜宇光电信息有限公司 | 感光组件及其制作方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7459729B2 (en) * | 2006-12-29 | 2008-12-02 | Advanced Chip Engineering Technology, Inc. | Semiconductor image device package with die receiving through-hole and method of the same |
US8890269B2 (en) * | 2012-05-31 | 2014-11-18 | Stmicroelectronics Pte Ltd. | Optical sensor package with through vias |
KR101419600B1 (ko) * | 2012-11-20 | 2014-07-17 | 앰코 테크놀로지 코리아 주식회사 | 지문인식센서 패키지 및 그 제조 방법 |
WO2014083750A1 (ja) * | 2012-11-30 | 2014-06-05 | パナソニック株式会社 | 光学装置及びその製造方法 |
US9443835B2 (en) * | 2014-03-14 | 2016-09-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Methods for performing embedded wafer-level packaging (eWLP) and eWLP devices, packages and assemblies made by the methods |
CN103956371A (zh) * | 2014-05-20 | 2014-07-30 | 苏州晶方半导体科技股份有限公司 | 影像传感器模组及其形成方法 |
US9431442B2 (en) * | 2015-02-02 | 2016-08-30 | Apple Inc. | Overmolded reconstructed camera module |
CN106571377A (zh) * | 2016-09-20 | 2017-04-19 | 苏州科阳光电科技有限公司 | 图像传感器模组及其制作方法 |
US10269671B2 (en) * | 2017-01-03 | 2019-04-23 | Powertech Technology Inc. | Package structure and manufacturing method thereof |
CN107634076A (zh) * | 2017-09-06 | 2018-01-26 | 中芯长电半导体(江阴)有限公司 | Cmos图像传感器扇出型封装结构及其制备方法 |
US10134687B1 (en) * | 2017-12-14 | 2018-11-20 | Amkor Technology, Inc. | Semiconductor device and method of manufacturing a semiconductor device |
-
2018
- 2018-07-23 CN CN201810812766.8A patent/CN110752225B/zh active Active
-
2019
- 2019-05-29 KR KR1020207037409A patent/KR102525788B1/ko active IP Right Grant
- 2019-05-29 EP EP19840529.2A patent/EP3813117A4/en active Pending
- 2019-05-29 WO PCT/CN2019/088953 patent/WO2020019863A1/zh unknown
- 2019-05-29 US US17/261,776 patent/US20210296389A1/en active Pending
- 2019-05-29 CN CN201980036373.5A patent/CN112236863A/zh active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101232033A (zh) * | 2007-01-23 | 2008-07-30 | 育霈科技股份有限公司 | 影像感测器模块与其方法 |
CN101246897A (zh) * | 2007-02-12 | 2008-08-20 | 育霈科技股份有限公司 | 具有晶粒容纳孔洞的晶圆级影像传感器封装与其方法 |
US20120286400A1 (en) * | 2007-12-27 | 2012-11-15 | Stats Chippac, Ltd. | Semiconductor Device with Optical Sensor and Method of Forming Interconnect Structure on Front and Backside of the Device |
CN102386196A (zh) * | 2010-09-02 | 2012-03-21 | 索尼公司 | 半导体器件、其制造方法和电子装置 |
US20160163755A1 (en) * | 2014-12-09 | 2016-06-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Image sensor chip sidewall interconnection |
US20180090530A1 (en) * | 2016-09-23 | 2018-03-29 | Samsung Electro-Mechanics Co., Ltd. | Fan-out sensor package and camera module including the same |
CN107507821A (zh) * | 2017-09-05 | 2017-12-22 | 中芯长电半导体(江阴)有限公司 | 集成图像传感器芯片及逻辑芯片的封装结构及封装方法 |
CN109979951A (zh) * | 2017-12-28 | 2019-07-05 | 宁波舜宇光电信息有限公司 | 感光组件及其制作方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2020019863A1 (zh) | 2020-01-30 |
KR102525788B1 (ko) | 2023-04-25 |
KR20210015910A (ko) | 2021-02-10 |
EP3813117A4 (en) | 2021-09-08 |
EP3813117A1 (en) | 2021-04-28 |
CN110752225B (zh) | 2022-07-12 |
US20210296389A1 (en) | 2021-09-23 |
CN110752225A (zh) | 2020-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN112740647B (zh) | 感光组件、摄像模组及其制作方法 | |
US7563644B2 (en) | Optical device and method for fabricating the same | |
US7122390B2 (en) | Methods of fabrication for flip-chip image sensor packages | |
US20100267202A1 (en) | Method of fabricating stacked semiconductor structure | |
US20040027477A1 (en) | Camera module and method for manufacturing the same | |
CN101159279A (zh) | 半导体摄像元件及其制法、半导体摄像元件模块及装置 | |
CN109729242B (zh) | 摄像模组及其扩展走线封装感光组件、拼板组件和制造方法 | |
CN110752225B (zh) | 感光组件及其制作方法 | |
CN112992955B (zh) | 芯片封装结构及其制作方法和电子设备 | |
CN113808954A (zh) | 混合嵌埋封装结构及其制作方法 | |
CN113488493A (zh) | 芯片封装结构及其制作方法和模组 | |
US20080061425A1 (en) | Chip package structure and fabricating method thereof | |
TWI651845B (zh) | 影像感測模組系統級封裝體及其製造方法 | |
CN108336038B (zh) | 封装结构、封装方法和摄像头模组 | |
CN211507610U (zh) | 芯片模组 | |
CN109979951B (zh) | 感光组件及其制作方法 | |
CN111866325B (zh) | 摄像模组及其感光组件、电子设备、制备方法和阻容器件封装方法 | |
JP2000021906A (ja) | 半導体チップの製造方法 | |
CN111866326B (zh) | 摄像模组及其电子元器件模块、感光组件、制备方法和电子元器件模块制备方法 | |
CN112992956B (zh) | 芯片封装结构、芯片封装方法和电子设备 | |
CN116153914A (zh) | 光学指纹模组及其制造方法 | |
TW201036432A (en) | Image module and the manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |