CN112117993B - Shaping circuit and oscillating circuit - Google Patents
Shaping circuit and oscillating circuit Download PDFInfo
- Publication number
- CN112117993B CN112117993B CN202010986797.2A CN202010986797A CN112117993B CN 112117993 B CN112117993 B CN 112117993B CN 202010986797 A CN202010986797 A CN 202010986797A CN 112117993 B CN112117993 B CN 112117993B
- Authority
- CN
- China
- Prior art keywords
- transistor
- shaping
- signal
- shaping circuit
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000007493 shaping process Methods 0.000 title claims abstract description 202
- 230000000630 rising effect Effects 0.000 claims abstract description 14
- 230000000737 periodic effect Effects 0.000 claims description 20
- 230000004044 response Effects 0.000 abstract description 7
- 238000010586 diagram Methods 0.000 description 13
- 230000009471 action Effects 0.000 description 3
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000000750 progressive effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
Abstract
The invention discloses a shaping circuit and an oscillating circuit, wherein the shaping circuit is provided with a first transistor shaping circuit and a second transistor shaping circuit, the first transistor shaping circuit is used for shaping a falling edge, a first shaping signal and a second shaping signal can be output based on a first initial voltage signal and a second initial voltage signal, the second transistor shaping circuit is used for shaping a rising edge, and a needed square wave signal can be output based on the first shaping signal and the second shaping signal. In the shaping circuit, the first transistor shaping circuit and the second transistor shaping circuit realize shaping of voltage signals through transistors and output required square wave signals, compared with a traditional shaping circuit, the shaping circuit has the advantages of lower power consumption, higher response speed and smaller circuit size.
Description
Technical Field
The present invention relates to the field of integrated circuits, and more particularly, to a shaping circuit and an oscillating circuit.
Background
With the continuous development of science and technology, more and more electronic devices are widely applied to daily life and work of people, bring great convenience to daily life and work of people, and become an indispensable important tool for people at present.
The main element of the electronic device to realize various functions is an integrated circuit, which is a control core of the electronic device. The shaping circuit is a common waveform modulation circuit in an integrated circuit. The existing shaping circuit generally consumes more power.
Disclosure of Invention
In view of this, the present application provides a shaping circuit and an oscillating circuit, and the scheme is as follows:
a shaping circuit, the shaping circuit comprising:
a first transistor shaping circuit for outputting a first shaping signal and a second shaping signal based on a first initial voltage signal and a second initial voltage signal; the first initial voltage signal and the second initial voltage signal are first periodic voltage signals with fixed phase difference, and the first periodic voltage signals are periodic non-square wave signals; the first shaping signal and the second shaping signal are second periodic voltage signals with fixed phase difference, the rising edge of the second periodic voltage signals is gradually increased from low level to high level, and the rising edge is directly changed from the high level to the low level in a jump manner;
and a second transistor shaping circuit for outputting a square wave signal based on the first shaping signal and the second shaping signal.
Preferably, in the shaping circuit, the first transistor shaping circuit includes: the first branch and the second branch are connected in parallel;
the first branch is used for outputting the first shaping signal based on the first initial voltage signal;
the second branch is configured to output the second shaped signal based on the second initial voltage signal.
Preferably, in the shaping circuit, the first branch includes:
the control end of the first transistor is used for inputting the first initial voltage signal, the first end of the first transistor is connected with a power supply through a first current source, and the second end of the first transistor is grounded;
and the control end of the second transistor is connected with the first end of the first transistor, the first end of the second transistor is connected with the power supply through a second current source, and the second end of the second transistor is grounded.
Preferably, in the shaping circuit, the second branch includes:
and a third transistor, wherein a control end of the third transistor is used for inputting the second initial voltage signal, a first end of the third transistor is connected with the power supply through a third current source, and a second end of the third transistor is grounded.
Preferably, in the shaping circuit, the first transistor, the second transistor, and the third transistor are NMOS.
Preferably, in the shaping circuit, the first current source, the second current source, and the third current source are configured to supply a current of 10nA to 30 nA.
Preferably, in the shaping circuit, the second transistor shaping circuit includes: a third branch and a fourth branch in cascade;
the third branch is used for outputting a control signal based on the first shaping signal and the second shaping signal;
the fourth branch is configured to output the square wave signal based on the second shaping signal and the control signal.
Preferably, in the shaping circuit, the third branch includes:
the control end of the fourth transistor is used for inputting the first shaping signal, and the first end of the fourth transistor is connected with a power supply;
a fifth transistor, a control end of which is used for inputting the second shaping signal, and a first end of which is connected with a second end of the fourth transistor;
a control terminal of the sixth transistor is used for inputting the first shaping signal, a first terminal of the sixth transistor is used for being connected with a second terminal of the fifth transistor, and a second terminal of the sixth transistor is grounded;
wherein a common node of the second end of the fifth transistor and the first end of the sixth transistor is used for outputting the control signal.
Preferably, in the shaping circuit, the fourth branch includes:
a seventh transistor, wherein a control end of the seventh transistor is used for inputting the control signal, and a first end of the seventh transistor is used for connecting the power supply;
an eighth transistor, a control end of which is used for inputting the second shaping signal, and a first end of which is connected with a second end of the seventh transistor;
a ninth transistor, a control terminal of which is used for inputting the control signal, a first terminal of which is connected with a second terminal of the eighth transistor, and a second terminal of which is grounded;
wherein a common node of the second end of the eighth transistor and the first end of the ninth transistor is used for outputting the square wave signal.
Preferably, in the shaping circuit, the fourth transistor, the fifth transistor, the seventh transistor, and the eighth transistor are PMOS transistors;
the sixth transistor and the ninth transistor are both NMOS.
Preferably, in the shaping circuit, the first initial voltage signal and the second initial voltage signal are sine waves, or the first initial voltage signal and the second initial voltage signal are triangular waves.
The invention also provides an oscillating circuit, comprising:
an oscillator and a shaping circuit, the shaping circuit being any one of the shaping circuits described above; the oscillator is used for generating the first initial voltage signal and the second initial voltage signal.
Preferably, in the above oscillation circuit, the oscillator is a ring oscillator, including: a first stage inverter, a second stage inverter, and a third stage inverter;
the output end of the first-stage inverter is connected with the input end of the second-stage inverter, the output end of the second-stage inverter is connected with the input end of the third-stage inverter, and the output end of the third-stage inverter is connected with the input end of the first-stage inverter;
the common node between the output end of the first-stage inverter and the input end of the second-stage inverter outputs the first initial voltage signal, and the common node between the output end of the second-stage inverter and the input end of the third-stage inverter outputs the second initial voltage signal.
As can be seen from the above description, in the shaping circuit and the oscillating circuit provided by the technical solution of the present invention, the shaping circuit has a first transistor shaping circuit and a second transistor shaping circuit, the first transistor shaping circuit is configured to perform shaping of a falling edge, the first shaping signal and the second shaping signal can be output based on a first initial voltage signal and a second initial voltage signal, the second transistor shaping circuit is configured to perform shaping of a rising edge, and the required square wave signal can be output based on the first shaping signal and the second shaping signal. In the shaping circuit, the first transistor shaping circuit and the second transistor shaping circuit realize shaping of voltage signals through transistors and output required square wave signals, compared with a traditional shaping circuit, the shaping circuit has the advantages of lower power consumption, higher response speed and smaller circuit size.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings that are required to be used in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only embodiments of the present application, and that other drawings may be obtained according to the provided drawings without inventive effort to a person skilled in the art.
The structures, proportions, sizes, etc. shown in the drawings are shown only in connection with the present disclosure, and are not intended to limit the scope of the invention, since any modification, variation in proportions, or adjustment of the size, etc. of the structures, proportions, etc. should be considered as falling within the spirit and scope of the invention, without affecting the effect or achievement of the objective.
Fig. 1 is a schematic structural diagram of a shaping circuit according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a ring oscillator and its output signals;
fig. 3 is a schematic diagram of a first transistor shaping circuit and an output signal thereof according to an embodiment of the present invention;
fig. 4 is a schematic diagram of a second transistor shaping circuit and an output signal thereof according to an embodiment of the present invention;
fig. 5 is a schematic structural diagram of an oscillating circuit according to an embodiment of the present invention.
Detailed Description
The following description of embodiments of the present application will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the described embodiments are only some, but not all embodiments of the present application. All other embodiments, which can be made by one of ordinary skill in the art without undue burden from the present disclosure, are within the scope of the present disclosure.
The traditional shaping circuit has larger power consumption, cannot be suitable for signal shaping in an oscillator with ultra-low power consumption, and becomes one of the main factors for limiting the reduction of the power consumption of the oscillator.
In order to solve the above problems, a technical solution of an embodiment of the present invention provides a shaping circuit having a first transistor shaping circuit and a second transistor shaping circuit, where the first transistor shaping circuit is configured to perform shaping of a falling edge, and is capable of outputting a first shaping signal and a second shaping signal based on a first initial voltage signal and a second initial voltage signal, and the second transistor shaping circuit is configured to perform shaping of a rising edge, and is capable of outputting a desired square wave signal based on the first shaping signal and the second shaping signal.
In the shaping circuit, the first transistor shaping circuit and the second transistor shaping circuit are used for shaping voltage signals through transistors and outputting required square wave signals. The shaping circuit can be directly applied to a ring oscillator, and compared with a traditional pseudo NMOS shaping circuit or an inverter shaping circuit, the shaping circuit has the advantages of lower power consumption, higher response speed and smaller circuit size. The shaping circuit can realize the same function as the existing shaping circuit, and meanwhile, the power consumption of the oscillator can be smaller. The shaping circuit is not limited to shaping the ring oscillator output signal, but may be used for shaping the oscillator output signal of other circuit structures.
In order that the above-recited objects, features and advantages of the present application will become more readily apparent, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments that are illustrated in the appended drawings.
As shown in fig. 1, fig. 1 is a schematic structural diagram of a shaping circuit according to an embodiment of the present invention, where the shaping circuit includes: a first transistor shaping circuit 11, the first transistor shaping circuit 11 being configured to output a first shaping signal S1 and a second shaping signal S2 based on a first initial voltage signal SH1 and a second initial voltage signal SH 2; the first initial voltage signal SH1 and the second initial voltage signal SH2 are first periodic voltage signals with a fixed phase difference, and the first periodic voltage signals are periodic non-square wave signals.
Wherein, in one embodiment, the first periodic voltage signal is a sine wave or a triangle wave. If the first periodic voltage signal is a sine wave, the first initial voltage signal SH1 and the second initial voltage signal SH2 are both sine waves, and the amplitude and the period of the two sine waves are the same, and have a fixed phase difference. If the first periodic voltage signal is a triangular wave, the first initial voltage signal and the second initial voltage signal are both triangular waves, and the amplitude and the period of the two triangular waves are the same and have a fixed phase difference.
The first shaping signal S1 and the second shaping signal S2 are second periodic voltage signals with a fixed phase difference, the rising edge of the second periodic voltage signals gradually increases from low level to high level, and the rising edge directly jumps from high level to low level; a second transistor shaping circuit 12, said second transistor shaping circuit 12 being arranged to output a square wave signal OUT based on said first shaping signal S1 and said second shaping signal S2.
In the shaping circuit according to the embodiment of the present invention, the first transistor shaping circuit 11 and the second transistor shaping circuit 12 are shaping circuits formed by only MOS transistors, and the MOS transistors have lower power consumption. The first transistor shaping circuit 11 is used for shaping the falling edges to form a first shaped signal S1 and a second shaped signal S2 with vertical falling edges. The second transistor shaping circuit 12 is used for shaping the rising edge, forming a signal with a vertical rising edge, obtaining the required square wave signal OUT, and realizing the shaping function.
Fig. 2 is a schematic diagram of a ring oscillator and its output signal, fig. 2 is a schematic diagram of a ring oscillator structure shown in the upper diagram, and fig. 2 is a schematic diagram of the output signal of the ring oscillator, and the shaping circuit according to the embodiment of the present invention may be used for shaping the output signal of the ring oscillator.
The ring oscillator has three inverters connected in sequence, namely a first stage inverter 21, a second stage inverter 22 and a third stage inverter 23. The sine wave signal can be output between any two-stage inverters, and it is easy to understand that the sine wave signal is a periodic voltage signal. Taking fig. 2 as an example, the output end of the first-stage inverter 21 is connected to the input end of the second-stage inverter 22, the output end of the second-stage inverter 22 is connected to the input end of the third-stage inverter 23, and the output end of the third-stage inverter 23 is connected to the input end of the first-stage inverter 21.
The common node between the output terminal of the first stage inverter 21 and the input terminal of the second stage inverter 22 outputs a first initial voltage signal SH1, and the common node between the output terminal of the second stage inverter 22 and the input terminal of the third stage inverter 23 outputs a second initial voltage signal SH2. In this embodiment, the first initial voltage signal SH1 and the second initial voltage signal SH2 output by the ring oscillator are sine wave signals, and have a fixed phase difference of 60 °. It should be noted that the phase difference between the first initial voltage signal SH1 and the second initial voltage signal SH2 may be set based on the requirement, and the first initial voltage signal SH1 and the second initial voltage signal SH2 with different phase differences may be generated by different oscillators.
The shaping circuit in the embodiment of the invention is not limited to be used in the ring oscillator shown in fig. 2, but can be an oscillator with other circuit structures. The first initial voltage signal SH1 and the second initial voltage signal SH2 are not limited to sine wave signals, but may be triangular waves or other periodic signals.
As shown in fig. 3, fig. 3 is a schematic diagram of a first transistor shaping circuit and an output signal thereof according to an embodiment of the present invention, where the first transistor shaping circuit includes: a first branch 31 and a second branch 32 connected in parallel between the power supply VDD and ground GND. The first branch 31 is configured to output the first shaping signal S1 based on the first initial voltage signal SH 1; the second branch 32 is configured to output the second shaping signal S2 based on the second initial voltage signal SH2.
As shown in fig. 3, the first branch 31 includes: a control end of the first transistor Q1 is used for inputting the first initial voltage signal SH1, and an end of the first transistor Q1 is connected with the power supply VDD through a first current source I1, and a second end of the first transistor Q1 is grounded; and a control end of the second transistor Q2 is connected with the first end of the first transistor Q1, the first end of the second transistor Q2 is connected with the power supply VDD through a second current source I2, and the second end of the second transistor Q2 is grounded.
As shown in fig. 3, the second branch 32 includes: and a third transistor Q3, wherein a control terminal of the third transistor Q3 is configured to input the second initial voltage signal SH2, a first terminal thereof is connected to the power supply VDD through a third current source I3, and a second terminal thereof is grounded.
In the embodiment of the invention, the first transistor shaping circuit 11 performs falling edge shaping on two non-square wave signals with fixed phase difference through the three transistors Q1-Q3, and the circuit structure is simple.
Wherein the first current source I1, the second current source I2 and the third current source I3 are used for providing a current of 10nA-30nA, such as the first current source I1, the second current source I2 and the third current source I3 are used for providing a current of 20 nA.
In the shaping circuit of the embodiment of the present invention, the first transistor Q1, the second transistor Q2 and the third transistor Q3 are all NMOS, the gate of the NMOS is a control terminal, the drain is a first terminal, and the source is a second terminal.
As shown in fig. 3, the waveform of the first shaping signal S1 output by the first branch 31 is a rectangular trapezoid square wave under the circuit structure of the first branch 31, and the waveform of the second shaping signal S2 output by the second branch 32 is a rectangular trapezoid wave under the circuit structure of the second branch 32. The first shaping signal S1 and the second shaping signal S2 are right trapezoid waves with the same period and the same waveform, and have a fixed phase difference.
As shown in fig. 4, fig. 4 is a schematic diagram of a second transistor shaping circuit and an output signal thereof according to an embodiment of the present invention, where the second transistor shaping circuit includes: a third leg 41 and a fourth leg 42 in cascade. The third branch 41 is configured to output a control signal K based on the first shaping signal S1 and the second shaping signal S2; the fourth branch 42 is configured to output the square wave signal OUT based on the second shaping signal S2 and the control signal K.
As shown in fig. 4, the third branch 41 includes: a control end of the fourth transistor Q4 is used for inputting the first shaping signal S1, and a first end of the fourth transistor Q4 is connected with the power supply VDD; a fifth transistor Q5, a control terminal of the fifth transistor Q5 is configured to input the second shaping signal S2, and a first terminal of the fifth transistor Q5 is connected to a second terminal of the fourth transistor Q4; a sixth transistor Q6, a control terminal of the sixth transistor Q6 is configured to input the first shaping signal S1, a first terminal thereof is configured to be connected to a second terminal of the fifth transistor Q5, and a second terminal thereof is grounded. Wherein, the common node N1 between the second end of the fifth transistor Q5 and the first end of the sixth transistor Q6 is used for outputting the control signal K.
As shown in fig. 4, the fourth branch 42 includes: a seventh transistor Q7, a control terminal of the seventh transistor Q7 is configured to input the control signal K, and a first terminal of the seventh transistor Q7 is configured to be connected to the power supply VDD;
an eighth transistor Q8, where a control terminal of the eighth transistor Q8 is configured to input the second shaping signal S2, and a first terminal of the eighth transistor Q8 is connected to a second terminal of the seventh transistor Q7; and a control terminal of the ninth transistor Q9 is configured to input the control signal K, a first terminal thereof is connected to the second terminal of the eighth transistor Q8, and a second terminal thereof is grounded. The common node N2 between the second terminal of the eighth transistor Q8 and the first terminal of the ninth transistor Q9 is used for outputting the square wave signal OUT.
In the shaping circuit of the embodiment of the present invention, the fourth transistor Q4, the fifth transistor Q5, the seventh transistor Q7 and the eighth transistor Q8 are PMOS, the gate of the PMOS is a control end, the source is a first end, and the drain is a second end; the sixth transistor Q6 and the ninth transistor Q9 are both NMOS, the gate of the NMOS is a control terminal, the drain is a first terminal, and the source is a second terminal.
In the embodiment of the invention, the second transistor shaping circuit 12 performs rising edge shaping on two right trapezoid waves with fixed phase difference through six transistors Q4-Q9, and the circuit structure is simple.
In the embodiment of the present invention, taking shaping of the output signal of the ring oscillator as an example, the waveform amplitude of the output signal of the ring oscillator may be relatively small, and the amplitude conversion needs to be performed by the shaping circuit, and in addition, the first transistor shaping circuit 11 is used as a pre-shaping circuit, so that the processing of the falling edge of the output waveform can be relatively steep, and the rising time of the rising edge of the output waveform does not affect the operation of the post-stage circuit. Thus, when the second shaping circuit 12 is operated, the second shaping signal S2 turns on the transistors Q5 and Q8, and the on time is short, and the other operation states have no on current, so that the waveform is a strict square wave signal.
The shaping circuit provided by the embodiment of the invention is only composed of the MOS transistors, has lower power consumption, simple circuit structure, small volume and high response speed, can realize the same shaping function as the traditional shaping circuit, has lower power consumption and higher switching response speed, and can reduce the problem of high power consumption caused in the shaping circuit in the traditional power consumption circuit.
Another embodiment of the present invention further provides an oscillating circuit, where the oscillating circuit is shown in fig. 5, and fig. 5 is a schematic structural diagram of the oscillating circuit provided by the embodiment of the present invention, and the oscillating circuit includes:
an oscillator 100 and a shaping circuit 200, wherein the shaping circuit 200 is the shaping circuit according to any of the above embodiments; the oscillator 100 is configured to generate the first initial voltage signal SH1 and the second initial voltage signal SH2.
In an alternative, the oscillator 100 is a ring oscillator, as shown in fig. 2, and includes: a first stage inverter 21, a second stage inverter 22, and a third stage inverter 23; the output end of the first-stage inverter 21 is connected with the input end of the second-stage inverter 22, the output end of the second-stage inverter 22 is connected with the input end of the third-stage inverter 23, and the output end of the third-stage inverter 23 is connected with the input end of the first-stage inverter 21; wherein a common node between the output terminal of the first stage inverter 21 and the input terminal of the second stage inverter 22 outputs the first initial voltage signal SH1, and a common node between the output terminal of the second stage inverter 22 and the input terminal of the third stage inverter 23 outputs the second initial voltage signal SH2.
The oscillating circuit provided by the embodiment of the invention can be used for shaping the non-square wave signal by adopting the shaping circuit provided by the embodiment, the shaping circuit is only composed of the MOS tube, the power consumption is lower, the circuit structure is simple, the volume is small, the response speed is high, compared with the traditional shaping circuit, the oscillating circuit can realize the same shaping function, simultaneously has lower power consumption and faster switching response speed, and can reduce the problem of large power consumption caused in the shaping circuit in the existing power consumption circuit.
In the present specification, each embodiment is described in a progressive manner, or a parallel manner, or a combination of progressive and parallel manners, and each embodiment is mainly described as a difference from other embodiments, and identical and similar parts between the embodiments are all enough to refer to each other.
It should be noted that, in the description of the present invention, it should be understood that the directions or positional relationships indicated by the terms "upper", "lower", "top", "bottom", "inner", "outer", etc. are based on the directions or positional relationships shown in the drawings, are merely for convenience of describing the present invention and simplifying the description, and do not indicate or imply that the devices or elements to be referred to must have a specific orientation, be configured and operated in a specific orientation, and thus should not be construed as limiting the present invention. When an element is referred to as being "connected" to another element, it can be directly connected to the other element or intervening elements may also be present.
It is further noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that an article or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such article or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in an article or apparatus that comprises such element.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present application. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the application. Thus, the present application is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (12)
1. A shaping circuit, the shaping circuit comprising:
a first transistor shaping circuit for outputting a first shaping signal and a second shaping signal based on a first initial voltage signal and a second initial voltage signal; the first initial voltage signal and the second initial voltage signal are first periodic voltage signals with fixed phase difference, and the first periodic voltage signals are periodic non-square wave signals; the first shaping signal and the second shaping signal are second periodic voltage signals with fixed phase difference, the rising edge of the second periodic voltage signals is gradually increased from low level to high level, and the rising edge is directly changed from the high level to the low level in a jump manner;
a second transistor shaping circuit for outputting a square wave signal based on the first shaping signal and the second shaping signal;
the second transistor shaping circuit includes: a third branch and a fourth branch in cascade;
the third branch is used for outputting a control signal based on the first shaping signal and the second shaping signal;
the fourth branch is configured to output the square wave signal based on the second shaping signal and the control signal.
2. The shaping circuit of claim 1 wherein the first transistor shaping circuit comprises: the first branch and the second branch are connected in parallel;
the first branch is used for outputting the first shaping signal based on the first initial voltage signal;
the second branch is configured to output the second shaped signal based on the second initial voltage signal.
3. The shaping circuit of claim 2 wherein the first branch comprises:
the control end of the first transistor is used for inputting the first initial voltage signal, the first end of the first transistor is connected with a power supply through a first current source, and the second end of the first transistor is grounded;
and the control end of the second transistor is connected with the first end of the first transistor, the first end of the second transistor is connected with the power supply through a second current source, and the second end of the second transistor is grounded.
4. A shaping circuit according to claim 3, wherein the second branch comprises:
and a third transistor, wherein a control end of the third transistor is used for inputting the second initial voltage signal, a first end of the third transistor is connected with the power supply through a third current source, and a second end of the third transistor is grounded.
5. The shaping circuit of claim 4 wherein the first transistor, the second transistor, and the third transistor are NMOS.
6. The shaping circuit of claim 4 wherein the first current source, the second current source, and the third current source are configured to provide a current of 10nA to 30 nA.
7. The shaping circuit of claim 1 wherein the third branch comprises:
the control end of the fourth transistor is used for inputting the first shaping signal, and the first end of the fourth transistor is connected with a power supply;
a fifth transistor, a control end of which is used for inputting the second shaping signal, and a first end of which is connected with a second end of the fourth transistor;
a control terminal of the sixth transistor is used for inputting the first shaping signal, a first terminal of the sixth transistor is used for being connected with a second terminal of the fifth transistor, and a second terminal of the sixth transistor is grounded;
wherein a common node of the second end of the fifth transistor and the first end of the sixth transistor is used for outputting the control signal.
8. The shaping circuit of claim 7 wherein the fourth branch comprises:
a seventh transistor, wherein a control end of the seventh transistor is used for inputting the control signal, and a first end of the seventh transistor is used for connecting the power supply;
an eighth transistor, a control end of which is used for inputting the second shaping signal, and a first end of which is connected with a second end of the seventh transistor;
a ninth transistor, a control terminal of which is used for inputting the control signal, a first terminal of which is connected with a second terminal of the eighth transistor, and a second terminal of which is grounded;
wherein a common node of the second end of the eighth transistor and the first end of the ninth transistor is used for outputting the square wave signal.
9. The shaping circuit of claim 8 wherein the fourth transistor, the fifth transistor, the seventh transistor, and the eighth transistor are PMOS, and the sixth transistor and the ninth transistor are NMOS.
10. The shaping circuit according to any one of claims 1-9, wherein the first and second initial voltage signals are sine waves or triangular waves.
11. An oscillating circuit, characterized in that the oscillating circuit comprises:
an oscillator and a shaping circuit, the shaping circuit being a shaping circuit as claimed in any one of claims 1 to 10; the oscillator is used for generating the first initial voltage signal and the second initial voltage signal.
12. The oscillating circuit of claim 11, wherein the oscillator is a ring oscillator, comprising: a first stage inverter, a second stage inverter, and a third stage inverter;
the output end of the first-stage inverter is connected with the input end of the second-stage inverter, the output end of the second-stage inverter is connected with the input end of the third-stage inverter, and the output end of the third-stage inverter is connected with the input end of the first-stage inverter;
the common node between the output end of the first-stage inverter and the input end of the second-stage inverter outputs the first initial voltage signal, and the common node between the output end of the second-stage inverter and the input end of the third-stage inverter outputs the second initial voltage signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010986797.2A CN112117993B (en) | 2020-09-18 | 2020-09-18 | Shaping circuit and oscillating circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010986797.2A CN112117993B (en) | 2020-09-18 | 2020-09-18 | Shaping circuit and oscillating circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112117993A CN112117993A (en) | 2020-12-22 |
| CN112117993B true CN112117993B (en) | 2024-03-01 |
Family
ID=73800275
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010986797.2A Active CN112117993B (en) | 2020-09-18 | 2020-09-18 | Shaping circuit and oscillating circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112117993B (en) |
Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08180303A (en) * | 1994-12-22 | 1996-07-12 | Nec Corp | Recording signal compensation circuit |
| CN103297001A (en) * | 2013-05-17 | 2013-09-11 | 中科院微电子研究所昆山分所 | Pulse shaping circuit and pulse shaping method |
| CN207133762U (en) * | 2017-07-27 | 2018-03-23 | 上海毅栈半导体科技有限公司 | A kind of electrification reset circuit of no quiescent dissipation |
| CN107872204A (en) * | 2017-11-19 | 2018-04-03 | 长沙理工大学 | A kind of new TDA circuits of low-power consumption small area large gain |
| CN207706157U (en) * | 2017-12-08 | 2018-08-07 | 成都聚利中宇科技有限公司 | Circuit occurs for four phases, 25% duty cycle clock for sampling holder |
| CN207764300U (en) * | 2018-01-25 | 2018-08-24 | 深圳市英特瑞半导体科技有限公司 | A kind of phase measurement device, electronic equipment and phase measuring system |
| CN108566163A (en) * | 2018-06-22 | 2018-09-21 | 上海艾为电子技术股份有限公司 | A kind of pierce circuit |
| CN110133359A (en) * | 2019-05-23 | 2019-08-16 | 广东美的制冷设备有限公司 | Air conditioner zero cross detection circuit, electric control gear and air conditioner |
| CN110336558A (en) * | 2019-07-10 | 2019-10-15 | 深圳市锐能微科技有限公司 | Oscillating circuit and integrated circuit |
| CN110445467A (en) * | 2019-08-14 | 2019-11-12 | 上海艾为电子技术股份有限公司 | A kind of pierce circuit |
| CN110515415A (en) * | 2019-09-26 | 2019-11-29 | 北京集创北方科技股份有限公司 | Voltage adjusting device, power supply chip and electronic equipment |
| CN210072908U (en) * | 2019-07-26 | 2020-02-14 | 深圳市和创元科技有限公司 | Finite pulse demodulation square wave shaping circuit and infrared receiving chip formed by same |
| CN210431389U (en) * | 2019-07-10 | 2020-04-28 | 深圳市锐能微科技有限公司 | Oscillator circuit and integrated circuit |
| CN111200236A (en) * | 2018-11-20 | 2020-05-26 | 余姚舜宇智能光学技术有限公司 | High-frequency narrow-pulse semiconductor laser driving circuit |
| CN211352180U (en) * | 2019-10-23 | 2020-08-25 | 杭州士兰微电子股份有限公司 | Oscillation circuit and clock circuit |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10374591B2 (en) * | 2017-01-03 | 2019-08-06 | General Electric Company | Systems and methods for a gate drive circuit |
| EP3373449B1 (en) * | 2017-03-10 | 2020-10-07 | EM Microelectronic-Marin SA | An electronic oscillator |
-
2020
- 2020-09-18 CN CN202010986797.2A patent/CN112117993B/en active Active
Patent Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08180303A (en) * | 1994-12-22 | 1996-07-12 | Nec Corp | Recording signal compensation circuit |
| CN103297001A (en) * | 2013-05-17 | 2013-09-11 | 中科院微电子研究所昆山分所 | Pulse shaping circuit and pulse shaping method |
| CN207133762U (en) * | 2017-07-27 | 2018-03-23 | 上海毅栈半导体科技有限公司 | A kind of electrification reset circuit of no quiescent dissipation |
| CN107872204A (en) * | 2017-11-19 | 2018-04-03 | 长沙理工大学 | A kind of new TDA circuits of low-power consumption small area large gain |
| CN207706157U (en) * | 2017-12-08 | 2018-08-07 | 成都聚利中宇科技有限公司 | Circuit occurs for four phases, 25% duty cycle clock for sampling holder |
| CN207764300U (en) * | 2018-01-25 | 2018-08-24 | 深圳市英特瑞半导体科技有限公司 | A kind of phase measurement device, electronic equipment and phase measuring system |
| CN108566163A (en) * | 2018-06-22 | 2018-09-21 | 上海艾为电子技术股份有限公司 | A kind of pierce circuit |
| CN111200236A (en) * | 2018-11-20 | 2020-05-26 | 余姚舜宇智能光学技术有限公司 | High-frequency narrow-pulse semiconductor laser driving circuit |
| CN110133359A (en) * | 2019-05-23 | 2019-08-16 | 广东美的制冷设备有限公司 | Air conditioner zero cross detection circuit, electric control gear and air conditioner |
| CN110336558A (en) * | 2019-07-10 | 2019-10-15 | 深圳市锐能微科技有限公司 | Oscillating circuit and integrated circuit |
| CN210431389U (en) * | 2019-07-10 | 2020-04-28 | 深圳市锐能微科技有限公司 | Oscillator circuit and integrated circuit |
| CN210072908U (en) * | 2019-07-26 | 2020-02-14 | 深圳市和创元科技有限公司 | Finite pulse demodulation square wave shaping circuit and infrared receiving chip formed by same |
| CN110445467A (en) * | 2019-08-14 | 2019-11-12 | 上海艾为电子技术股份有限公司 | A kind of pierce circuit |
| CN110515415A (en) * | 2019-09-26 | 2019-11-29 | 北京集创北方科技股份有限公司 | Voltage adjusting device, power supply chip and electronic equipment |
| CN211352180U (en) * | 2019-10-23 | 2020-08-25 | 杭州士兰微电子股份有限公司 | Oscillation circuit and clock circuit |
Non-Patent Citations (1)
| Title |
|---|
| 小数分频频率综合器的研究与实现;白效宁;《中国优秀硕士学位论文全文数据库信息科技辑》;I136-79 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112117993A (en) | 2020-12-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| RU2646319C1 (en) | Sequential resonance generator | |
| US8497726B2 (en) | Level shifter | |
| CN210431389U (en) | Oscillator circuit and integrated circuit | |
| US20060012408A1 (en) | Differential clock input buffer | |
| US20100026349A1 (en) | Square to pseudo-sinusoidal clock conversion circuit and method | |
| CN112117993B (en) | Shaping circuit and oscillating circuit | |
| CN112671391B (en) | Level conversion circuit | |
| Han et al. | High-speed low-power bootstrapped level converter for dual supply systems | |
| TWM616390U (en) | Low power voltage level shifter | |
| JP5035017B2 (en) | Oscillator circuit | |
| TWM576365U (en) | Low power voltage level converter | |
| TWM586017U (en) | Low power level shifter circuit | |
| CN219107413U (en) | Ring oscillator circuit for RFID tag chip | |
| US20060158221A1 (en) | Logic circuit combining exclusive OR gate and exclusive NOR gate | |
| Mehta et al. | Design and Analysis of Ring Oscillator CMOS circuit at 65 nm Technology | |
| TWM531694U (en) | Voltage level converter | |
| TWM591738U (en) | Low power voltage level converter | |
| TWM626417U (en) | High-speed low-power level shifter circuit | |
| Shah et al. | Optimal design of ring oscillator and differential LC using 45 nm CMOS technology | |
| WO2003085872A3 (en) | Quadrature ring oscillator | |
| JP2012010220A (en) | Switching circuit and reception circuit | |
| US4845444A (en) | Frequency doubling crystal oscillator via a current mirror | |
| TWM599059U (en) | Voltage level shifter having output buffer circuit | |
| TWM626414U (en) | Voltage level converter with stack transistors | |
| KR100970132B1 (en) | Frequency divider comprising inverter structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |