CN111968970B - 一种esd保护器件 - Google Patents

一种esd保护器件 Download PDF

Info

Publication number
CN111968970B
CN111968970B CN202010886061.8A CN202010886061A CN111968970B CN 111968970 B CN111968970 B CN 111968970B CN 202010886061 A CN202010886061 A CN 202010886061A CN 111968970 B CN111968970 B CN 111968970B
Authority
CN
China
Prior art keywords
heavily doped
type heavily
region
type
diffusion region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010886061.8A
Other languages
English (en)
Other versions
CN111968970A (zh
Inventor
李泽宏
程然
王志明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN202010886061.8A priority Critical patent/CN111968970B/zh
Publication of CN111968970A publication Critical patent/CN111968970A/zh
Application granted granted Critical
Publication of CN111968970B publication Critical patent/CN111968970B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0259Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
    • H01L27/0262Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0255Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/74Thyristor-type devices, e.g. having four-zone regenerative action
    • H01L29/7404Thyristor-type devices, e.g. having four-zone regenerative action structurally associated with at least one other device
    • H01L29/7412Thyristor-type devices, e.g. having four-zone regenerative action structurally associated with at least one other device the device being a diode

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明属于功率半导体技术领域,涉及一种ESD保护器件。本发明相比于传统的横向SCR,优化了体内的电场分布,增大了体内的过电流面积,从而增大了器件的过电流能力,提高了器件的ESD保护能力,同时通过深槽的结构,减小了器件的横扩,可以实现在相同面积下更高的维持电压。本发明既充分利用SCR结构强泄流能力的特点,又通过深槽结构实现SCR在相同面积下更高的维持电压,可以实现高维持电压、低导通电阻、强鲁棒性等ESD保护性能。

Description

一种ESD保护器件
技术领域
本发明属于功率半导体技术领域,具体涉及一种ESD保护器件。
背景技术
静电放电(electro-static discharge,ESD)指静电电荷在两个不同静电电位的媒体间发生相互转移的超速放电现象。放电时其速度往往处于纳秒量级并伴随着极大的电流。在集成电路迅猛发展的今天,芯片的尺寸不断减小。许多消费级电子产品的工作电压越来越低,除此之外由于主板面积的小型化,也使得消费级电子设备对静电放电更加敏感。例如笔记本电脑,手机,硬盘等电子产品,由于频繁的和人体接触极易受到静电放电的冲击,如果没有选择合适的保护器件,可能会造成机器的性能不稳定甚至损坏,造成设备制造商和消费者的损失。因此,研究高性能、高可靠性的ESD防护器件对提高集成电路的成品率和可靠性具有至关重要的作用。
通常用作ESD保护的器件有二极管、GGNMOS(栅接地的NMOS)、BJT(三极管)、SCR(可控硅)等。但在某些特定应用中,需要ESD保护器件具有特定的触发电压,电流泄放能力较强,同时还需要降低ESD器件的寄生电容。这就需要在进行ESD保护器件的设计时需要考虑泄放电流、触发电压、保持电压和寄生电容等参数的折中。
发明内容
本发明是提供一种新型ESD保护器件,用于解决现有的ESD器件小面积和高性能的矛盾。
本发明的技术方案是:一种ESD保护器件,如图2所示,包括P型衬底201和位于P型衬底201上表面的N型外延层202;在N型外延层202上层一侧具有P型重掺杂区203和N型重掺杂区204,P型重掺杂区203和N型重掺杂区204之间有间距且N型重掺杂区204位于外侧;N型外延层202、P型重掺杂区203和N型重掺杂区204上表面具有隔离介质层205,隔离介质层205上表面一侧具有阳极金属层206,且阳极金属层206贯穿P型重掺杂区203和N型重掺杂区204上表面的隔离介质层205从而与P型重掺杂区203和N型重掺杂区204接触;
在N型外延层202上层另一侧,具有P型重掺杂扩散区209和N型重掺杂扩散区211,P型重掺杂扩散区209和N型重掺杂扩散区211之间有间距且P型重掺杂扩散区209位于外侧,在P型重掺杂扩散区209和N型重掺杂扩散区211中均具有多个沟槽;
在隔离介质层205上表面另一侧具有阴极金属层207,且阴极金属层207贯穿隔离介质层205从而与P型重掺杂扩散区209和N型重掺杂扩散区211接触。
进一步的,所述介质层205采用的材料为二氧化硅。
上述方案中的P型重掺杂扩散区209和N型重掺杂扩散区211分别是由P型重掺杂沟槽区210和N型重掺杂沟槽区212经过高温退火扩散形成的。
本发明的有益效果为:相比于传统的横向SCR,本发明优化了体内的电场分布,增大了体内的过电流面积,从而增大了器件的过电流能力,提高了器件的ESD保护能力,同时通过深槽的结构,减小了器件的横扩,可以实现在相同面积下更高的维持电压。本发明既充分利用SCR结构强泄流能力的特点,又通过深槽结构实现SCR在相同面积下更高的维持电压,可以实现高维持电压、低导通电阻、强鲁棒性等ESD保护性能。
附图说明
图1为常规的横向SCR结构示意图;
附图标记说明:P型衬底101,N型阱区102,P型重掺杂区103,N型重掺杂区104,隔离介质层105,阳极金属层106,阴极金属层107,P型重掺杂扩散区109,N型重掺杂扩散区110。
图2为本发明中SCR的结构示意图;
图3为本发明和其他器件组合应用连接方式示意图。
附图标记说明:P型衬底201,N型外延层202,P型重掺杂区203,N型重掺杂区204,隔离介质层205,阳极金属层206,阴极金属层207,P型重掺杂扩散区209,P型重掺杂沟槽区210,N型重掺杂扩散区211,N型重掺杂沟槽区212,图3是本发明的衍生结构,其中213为N型重掺杂区,214为STI隔离。
具体实施方式
下面结合附图,详细描述本发明的技术方案:
如图2所示,本发明的ESD保护器件,包括P型衬底201,N型外延层202,P型重掺杂区203,N型重掺杂区204,隔离介质层205,阳极金属层206,阴极金属层207,P型重掺杂扩散区209,P型重掺杂沟槽区210,N型重掺杂扩散区211,N型重掺杂沟槽区212。所述的N型外延层202形成于P型衬底201上;所述的P型重掺杂区203以及N型重掺杂区204位于N型外延层202内部上表面,并且通过阳极金属层206短接;所述的P型重掺杂沟槽区210和N型重掺杂沟槽区212位于N型外延层202内部上表面,并且通过阴极金属层207相短接;所述的P型重掺杂沟槽区210和N型重掺杂沟槽区212底部位于P型衬底201内;所述的P型重掺杂区203、N型重掺杂区204、P型重掺杂扩散区209、P型重掺杂沟槽区210、N型重掺杂扩散区211、N型重掺杂沟槽区212与N型外延层202通过隔离介质层205隔离。
特别地,所述的P型重掺杂扩散区209和N型重掺杂扩散区211分别是由和P型重掺杂沟槽区210和N型重掺杂沟槽区212经过高温退火扩散形成的。
如图3所示,在图2的基础上加入了N型重掺杂区213和STI隔离214。
本实施例的工作原理如下:
本发明提供一种新型ESD保护器件,P型重掺杂区203、N型外延层202、P型重掺杂扩散区209形成PNP双极晶体管,N型重掺杂区204、P型衬底201、N型重掺杂沟槽区211形成NPN三极管,当阳极金属层206上电压较小时,两个双极晶体管均处于截止状态,集电极电流由集电结的反向漏电构成,电流增益非常小,SCR结构呈现高阻状态;随着阳极金属层206上电压不断增加,N型外延层202和P型衬底201的PN结耗尽区会随之扩展,直至发生雪崩击穿。当雪崩击穿发生时,碰撞电离产生的电子会流向N型外延层202,空穴会流向P型衬底201。当电子电流在N型外延层202上产生的压降和在P型衬底201上产生的压降足以使两个双极晶体管的发射结开启时,两个双极晶体管开启。并且由于两个双极晶体管的基极分别与另一个双极晶体管的集电极耦合,电流会被互相放大,两者形成正反馈,SCR触发从而获得极强的电流泄放能力。并且本发明优化了体内的电场分布,增大了体内的过电流面积,从而增大了器件的过电流能力,提高了器件的ESD保护能力,同时通过深槽的结构,减小了器件的横扩,可以实现在相同面积下更高的维持电压。同时,在此基础上加入了N型重掺杂区213和STI隔离214,形成了与SCR器件工艺兼容的二极管,通过串联二极管的形式,实现ESD器件的超低电容,更有利于降低对系统影响,应用于高速接口。

Claims (2)

1.一种ESD保护器件,其特征在于,包括P型衬底(201)和位于P型衬底(201)上表面的N型外延层(202);在N型外延层(202)上层一侧具有P型重掺杂区(203)和N型重掺杂区(204),P型重掺杂区(203)和N型重掺杂区(204)之间有间距且N型重掺杂区(204)位于外侧;N型外延层(202)、P型重掺杂区(203)和N型重掺杂区(204)上表面具有隔离介质层(205),隔离介质层(205)上表面一侧具有阳极金属层(206),且阳极金属层(206)贯穿P型重掺杂区(203)和N型重掺杂区(204)上表面的隔离介质层(205)从而与P型重掺杂区(203)和N型重掺杂区(204)接触;
在N型外延层(202)上层另一侧,具有P型重掺杂扩散区(209)和N型重掺杂扩散区(211),P型重掺杂扩散区(209)和N型重掺杂扩散区(211)之间有间距且P型重掺杂扩散区(209)位于外侧,在P型重掺杂扩散区(209)和N型重掺杂扩散区(211)中均具有多个沟槽;
在隔离介质层(205)上表面另一侧具有阴极金属层(207),且阴极金属层(207)贯穿隔离介质层(205)从而与P型重掺杂扩散区(209)和N型重掺杂扩散区(211)接触。
2.根据权利要求1所述的一种ESD保护器件,其特征在于,所述介质层(205)采用的材料为二氧化硅。
CN202010886061.8A 2020-08-28 2020-08-28 一种esd保护器件 Active CN111968970B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010886061.8A CN111968970B (zh) 2020-08-28 2020-08-28 一种esd保护器件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010886061.8A CN111968970B (zh) 2020-08-28 2020-08-28 一种esd保护器件

Publications (2)

Publication Number Publication Date
CN111968970A CN111968970A (zh) 2020-11-20
CN111968970B true CN111968970B (zh) 2022-04-08

Family

ID=73400589

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010886061.8A Active CN111968970B (zh) 2020-08-28 2020-08-28 一种esd保护器件

Country Status (1)

Country Link
CN (1) CN111968970B (zh)

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6081002A (en) * 1997-05-29 2000-06-27 Texas Instruments Incorporated Lateral SCR structure for ESD protection in trench isolated technologies
US6399990B1 (en) * 2000-03-21 2002-06-04 International Business Machines Corporation Isolated well ESD device
US6538266B2 (en) * 2000-08-11 2003-03-25 Samsung Electronics Co., Ltd. Protection device with a silicon-controlled rectifier
US20030042498A1 (en) * 2001-08-30 2003-03-06 Ming-Dou Ker Method of forming a substrate-triggered SCR device in CMOS technology
TW578290B (en) * 2002-03-04 2004-03-01 Winbond Electronics Corp Electrostatic discharged protection device
CN100364093C (zh) * 2004-04-06 2008-01-23 世界先进积体电路股份有限公司 具有间隙结构的高压静电放电保护装置
TWI240403B (en) * 2004-04-29 2005-09-21 Via Tech Inc Electrostatic discharge protection circuit
CN1964069A (zh) * 2006-11-15 2007-05-16 四川绵阳信益科技有限公司 多晶硅/体硅esd结构保护的垂直双扩散金属氧化物半导体功率器件
US20080144244A1 (en) * 2006-12-11 2008-06-19 Benjamin Van Camp Well potential triggered esd protection
US8338854B2 (en) * 2009-03-31 2012-12-25 Alpha And Omega Semiconductor Incorporated TVS with low capacitance and forward voltage drop with depleted SCR as steering diode
US9793254B2 (en) * 2014-12-09 2017-10-17 Alpha And Omega Semiconductor Incorporated TVS structures for high surge and low capacitance
DE102016119813B4 (de) * 2016-10-18 2024-03-28 Infineon Technologies Ag Schutzstruktur gegen elektrostatische Entladung und Verfahren zum Herstellen einer Schutzstruktur gegen elektrostatische Entladung
CN107910325B (zh) * 2017-10-19 2020-07-24 南京邮电大学 一种外部pmos触发scr-ldmos结构的esd防护器件
CN107833884B (zh) * 2017-11-02 2023-06-23 杰华特微电子股份有限公司 用于静电保护的可控硅电路及其器件结构
CN108428699B (zh) * 2017-11-09 2023-04-28 上海维安半导体有限公司 一种具有双向大骤回scr特性超低电容的tvs器件及其制造方法
CN108766964B (zh) * 2018-05-18 2021-06-11 湖南大学 Ldmos静电保护器件
CN110197825B (zh) * 2019-06-06 2024-03-08 江苏吉莱微电子股份有限公司 一种基于scr结构的新型esd保护器件

Also Published As

Publication number Publication date
CN111968970A (zh) 2020-11-20

Similar Documents

Publication Publication Date Title
US8039899B2 (en) Electrostatic discharge protection device
US10211196B2 (en) Electrostatic discharge protection device and electronic device having the same
KR101454537B1 (ko) 반도체 핀을 구비한 esd 디바이스
US7880223B2 (en) Latch-up free vertical TVS diode array structure using trench isolation
US7554839B2 (en) Symmetric blocking transient voltage suppressor (TVS) using bipolar transistor base snatch
US8981426B2 (en) Electrostatic discharge protection device
US20060043489A1 (en) Diode and applications thereof
KR101944189B1 (ko) 정전기 방전 보호소자
US20140363930A1 (en) Latch-up free vertical tvs diode array structure using trench isolation
US7235846B2 (en) ESD protection structure with SiGe BJT devices
CN111668209B (zh) 一种低漏电的用于低压esd防护的可控硅整流器
US10270244B2 (en) Electrostatic discharge protection circuit
Du et al. A compact and self-isolated dual-directional silicon controlled rectifier (SCR) for ESD applications
US8859361B1 (en) Symmetric blocking transient voltage suppressor (TVS) using bipolar NPN and PNP transistor base snatch
KR20200066853A (ko) 듀얼 이미터 구조를 갖는 정전기 방전 보호소자
CN111968970B (zh) 一种esd保护器件
CN109244068B (zh) 一种ligbt型高压esd保护器件
KR101524408B1 (ko) 정전기 방전 보호소자
CN115050734A (zh) 可控硅整流器
KR101884552B1 (ko) 정전기 방전 보호소자
Tang et al. High gain monolithic 4H-SiC Darlington transistors
CN113540075B (zh) 静电保护器件
US20240170952A1 (en) Electrostatic Protection Structure and Electrostatic Protection Circuit
CN112117269A (zh) 无回滞效应硅控整流器型esd保护结构及其实现方法
CN115312512A (zh) 二极管触发的可控硅器件和集成电路

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant