CN108428699B - 一种具有双向大骤回scr特性超低电容的tvs器件及其制造方法 - Google Patents
一种具有双向大骤回scr特性超低电容的tvs器件及其制造方法 Download PDFInfo
- Publication number
- CN108428699B CN108428699B CN201711108418.4A CN201711108418A CN108428699B CN 108428699 B CN108428699 B CN 108428699B CN 201711108418 A CN201711108418 A CN 201711108418A CN 108428699 B CN108428699 B CN 108428699B
- Authority
- CN
- China
- Prior art keywords
- layer
- type
- ultra
- manufacturing
- capacitance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000002457 bidirectional effect Effects 0.000 title claims abstract description 30
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 238000010531 catalytic reduction reaction Methods 0.000 title description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 18
- 229920002120 photoresistant polymer Polymers 0.000 claims description 14
- 238000002955 isolation Methods 0.000 claims description 12
- 239000000758 substrate Substances 0.000 claims description 11
- 238000000034 method Methods 0.000 claims description 9
- 238000005468 ion implantation Methods 0.000 claims description 8
- 230000000873 masking effect Effects 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 8
- 238000000151 deposition Methods 0.000 claims description 6
- 238000001312 dry etching Methods 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 238000000407 epitaxy Methods 0.000 claims description 5
- 235000012239 silicon dioxide Nutrition 0.000 claims description 5
- 239000000377 silicon dioxide Substances 0.000 claims description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 4
- 238000000137 annealing Methods 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 4
- 238000002513 implantation Methods 0.000 claims description 4
- 238000001259 photo etching Methods 0.000 claims description 4
- 238000002360 preparation method Methods 0.000 claims description 4
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 230000000903 blocking effect Effects 0.000 claims description 2
- 230000007797 corrosion Effects 0.000 claims description 2
- 238000005260 corrosion Methods 0.000 claims description 2
- 238000011049 filling Methods 0.000 claims description 2
- 238000002347 injection Methods 0.000 claims description 2
- 239000007924 injection Substances 0.000 claims description 2
- 238000004806 packaging method and process Methods 0.000 abstract description 4
- 238000013461 design Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 5
- 230000001052 transient effect Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000740 bleeding effect Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006722 reduction reaction Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
- H01L27/0262—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8222—Bipolar technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
本发明公开了一种具有双向大骤回SCR特性超低电容的TVS器件及其制造方法,其包括:一个GND‑IO路径上横向的PNPN结构和一个IO‑GND路径上纵向的PNPN结构,二者通过深槽隔离,每个PNPN结构都有一个降容二极管并联。本发明分别利用横向和纵向的PNPN结构实现了双向大骤回特性,而且分别串联一个降容二极管D1和D2,实现了降低电容的目的。而且表面只需要引出一个I/01,另外一个I/02从GND引出,封装简单且更容易实现,比表面多IO的打线方式封装成本更低。此特殊结构的设计实现使其具有超低的电容,超低残压,所以在保护高频数据接口电路上的应用优势十分明显。
Description
技术领域
本发明涉及半导体保护器件领域,特别涉及一种具有双向大骤回SCR特性超低电容的TVS(TVS,Transient Voltage Suppressors)器件及其制造方法。
背景技术
随着各类ESD电路集成度的不断增高,集成电路的线宽也随之减小。电路中以静电放电(ESD)或其他形式存在的瞬态电压也因此更容易对电子器件造成破坏。各种多功能移动终端设备不断涌现以满足人们日益增加的使用需求,对应的功能接口也在不断的升级,USB作为手机最主要的通信接口,从USB 2.0到现在最新USB3.1对数据传输的要求越来越高,主芯片的升级对端口防护提出更苛刻的要求,传统结构的ESD产品已不能满足客户应用要求。
双向大骤回SCR特性低电容TVS具有超低残压和超低电容的特性,主要是针对目前HMDI2.0和USB3.0/3.1等高速数据接口ESD保护。
双向TVS二极管,能够将来自数据线两端正负极的浪涌脉冲泄放,从而保护系统免于遭受各种形式的瞬态高压的冲击。与普通的双向TVS相比,大骤回特性的TVS采用SCR工艺(可控硅技术)实现ESD和Surge测试时超低残压的目标,其原理是当大电压击穿器件后,TVS电压快速降低到1-3V,达到超低残压的目的,在实际应用过程中具有非常可靠的双向过压保护功能,在EDS器件保护应用中具有更高的灵活性和可靠性。
普通的双向TVS大多是NPN结构,等效电路图如图1所示。双向TVS在N型硅衬底/P-外延上掺杂一层N型杂质,形成NPN结,如图2所示,普通双向TVS包括ALsicu金属层24、SiO2绝缘层23、N型掺杂层22,P-外延21,N+衬底20。目前很多端口的保护都趋于双向保护,但是普通双向TVS已经无法满足高速数据通讯端口的超低残压、超低电容的要求,所以研发出双向低残压的器件显得十分迫切。
发明内容
本发明主要解决的技术问题是提供具有双向大骤回SCR特性超低电容的TVS器件及其制造方法。
为解决上述技术问题,本发明产品的技术方案是:
一种具有双向大骤回SCR特性超低电容TVS的器件,其特征在于,包括:一个GND-IO路径上横向的PNPN结构和一个IO-GND路径上纵向的PNPN结构,二者通过深槽隔离,每个PNPN结构都有一个降容二极管并联。
上述具有双向大骤回SCR特性超低电容TVS的器件的制备方法,包括:
步骤A:在重掺杂N型硅衬底用光刻胶掩膜开出P型掺杂区域窗口,进行P型掺杂形成P埋层;
步骤B:生长一层轻掺杂N型外延层1;
步骤C:在轻掺杂N型外延层1上用光刻胶掩膜开出P型掺杂区域窗口,进行P型掺杂形成Pwell-1层;
步骤D:在轻掺杂N型外延层1上用光刻胶掩膜开出N型掺杂区域窗口,进行N型掺杂形成N埋层;
步骤E:生长一层更轻掺杂N型外延层2;
步骤F:用光刻胶掩膜开出P型掺杂区域窗口,进行P型掺杂离子注入,形成P型掺杂形成Pwell-2层;
步骤G:用光刻胶掩膜开出N型掺杂区域窗口,进行N型掺杂离子注入,形成N型掺杂形成Nwell层;
步骤H:用光刻胶掩膜开出P型掺杂区域窗口,进行P型掺杂离子注入,形成P型掺杂形成P+层;
步骤I:用光刻胶掩膜开出N型掺杂区域窗口,进行N型掺杂离子注入,形成N型掺杂形成N+层;
步骤J:沉积一层1.5-2μm的SiO2膜作为刻深隔离槽的掩蔽层;
步骤K:在步骤J的掩蔽层上进行光刻和二氧化硅腐蚀,刻蚀出深隔离槽的窗口,该窗口作为步骤L中干法刻蚀深隔离槽的参照位置;
步骤L:在外延上干法刻蚀深隔离槽一直延伸到N型衬底;将左边的横向PNPN结构和右边的纵向PNPN结构隔离开来;
步骤M:用二氧化硅膜填充步骤L中形成的深隔离槽;
步骤N:刻蚀孔;
步骤O:淀积金属。
步骤A中,P埋层的注入剂量在1E16到3E16之间,退火的温度在1100-1150℃之间,该层用于阻断I/O到GND的电流通路。
步骤B中,N型外延层1的厚度在3-5um,电阻率在1-20ohm之间。
步骤C中,Pwell-1层的注入剂量在1E12到3E12之间,扩散透整个外延层1。
步骤D中,N埋层的注入剂量在1E16到3E16之间,退火的温度在1100-1150℃之间。
步骤E中外延层2厚度在5-8um,浓度较外延层1更淡,接近为本征外延,电阻率在200ohm以上。
步骤F中Pwell-2层形成后应与Pwell-1层相连,Pwell-1注入剂量在1E11到1E12之间。
步骤L中,深槽的深度为10-15μm,深宽比在15:1和15:2之间。
在步骤J中包括步骤:沉积一层1.5-2μm的SiO2膜作为深隔离槽的掩蔽层,在掩蔽层上进行光刻和SiO2腐蚀,刻蚀出窗口,该定位沟槽窗口作为步骤L中干法刻蚀深槽的参照位置。
本发明分别利用横向和纵向的PNPN结构实现了双向大骤回特性,而且分别串联一个降容二极管D1和D2,实现了降低电容的目的。而且表面只需要引出一个I/01,另外一个I/02从GND引出,封装简单且更容易实现,比表面多IO的打线方式封装成本更低。此特殊结构的设计实现使其具有超低的电容,超低残压,所以在保护高频数据接口(例如HTMI2.0、Type-C接口USB3.0)电路上的应用优势十分明显。
附图说明
图1所示为普通的NPN结构双向TVS的等效电路图。
图2所示为双向TVS在N型硅衬底/P-外延上掺杂一层N型杂质形成的NPN结构。
图3为本发明具有大骤回SCR特性超低电容的TVS器件的结构图。
图4为本发明具有大骤回SCR特性超低电容的TVS器件的等效电路图。
图5-图17为本发明具有大骤回SCR特性超低电容的TVS器件制备方法步骤A到步骤O的状态示意图;图中31为N型衬底,32为P埋层,33为N型外延层1,34为Pwell-1,35为N埋层,36为N型外延层2,37为Pwell-2,38为Nwell,39为N+,40为P+,41为深槽,42为SiO2填充,43为接触孔,44为金属。
具体实施方式
如图3所示,当器件正面I/O1加正电压,I/02加负电压时,由于P埋层的存在,阻断了电流向衬底的路径,电流只能经过P+/Pwell-2/N型外延层2/Nwell/N+形成的正向二极管D1,由于Pwell-2注入剂量较淡,况且N型外延层2的电阻率高达200ohm.cm,所以此二极管由很好的降容作用,然后电流通过金属连接经过P+/Pwell-2/N埋层/Pwell-1形成的纵向的PNPN的SCR结构,由于此结构具有大骤回IV特性,电压可以回扫到1-3v,所以具备了超低残压的性能。
反之当I/02加正电压时,I/01加负电压时,N型衬底与Pwell-1处于反偏状态,电流只能从N型衬底/N型外延层1/N型外延层2/N+/P+/Pwell-2/Nwell/N+流过,Pwell-2/Nwell形成降容二极管D2,然后通过金属连接到达P+/Nwell/N型外延层2/Pwell-2/P+,P+/Nwell/N型外延层2/Pwell-2/P+构成一个横向的SCR结构。
如以上描述,构成了一种具有双向大骤回SCR特性超低电容的TVS器件,图4为其等效电路图,从图中可以看出,每个PNPN结构都有一个降容二极管并联,实现了双向大骤回的功能,能抵抗数据线两端正负极的浪涌脉冲泄放。
图5-图17为本发明的具有大骤回SCR特性超低电容的TVS器件的制备方法步骤A到步骤O的状态示意图。
以上已将本发明做详细说明,但以上所述,仅为本发明的较好的实施例,不应当限定本发明实施的范围。凡是根据本发明申请范围所作的等效变化与修饰等,都应仍然属于本发明的专利涵盖范围内。
Claims (9)
1.一种具有双向大骤回SCR特性超低电容TVS的器件的制造方法,其特征在于,该器件包括:一个GND-IO路径上横向的PNPN结构和一个IO-GND路径上纵向的PNPN结构,二者通过深槽隔离,每个PNPN结构都有一个降容二极管并联;
包括下述制备步骤:
步骤A:在重掺杂N型硅衬底用光刻胶掩膜开出P型掺杂区域窗口,进行P型掺杂形成P埋层;
步骤B:生长一层轻掺杂N型外延层(1);
步骤C:在轻掺杂N型外延层(1)上用光刻胶掩膜开出P型掺杂区域窗口,进行P型掺杂形成第一P阱(Pwell-1)层;
步骤D:在轻掺杂N型外延层(1)上用光刻胶掩膜开出N型掺杂区域窗口,进行N型掺杂形成N埋层;
步骤E:生长一层更轻掺杂N型外延层(2);
步骤F:用光刻胶掩膜开出P型掺杂区域窗口,进行P型掺杂离子注入,形成P型掺杂形成第二P阱(Pwell-2)层;
步骤G:用光刻胶掩膜开出N型掺杂区域窗口,进行N型掺杂离子注入,形成N型掺杂形成N阱(Nwell)层;
步骤H:用光刻胶掩膜开出P型掺杂区域窗口,进行P型掺杂离子注入,形成P型掺杂形成P+层;
步骤I:用光刻胶掩膜开出N型掺杂区域窗口,进行N型掺杂离子注入,形成N型掺杂形成N+层;
步骤J:沉积一层1.5-2μm的SiO2膜作为刻深隔离槽的掩蔽层;
步骤K:在步骤J的掩蔽层上进行光刻和二氧化硅腐蚀,刻蚀出深隔离槽的窗口,该窗口作为步骤L中干法刻蚀深隔离槽的参照位置;
步骤L:在外延上干法刻蚀深隔离槽一直延伸到N型衬底;将左边的横向PNPN结构和右边的纵向PNPN结构隔离开来;
步骤M: 用二氧化硅膜填充步骤L中形成的深隔离槽;
步骤N:刻蚀孔;
步骤O:淀积金属。
2.根据权利要求1所述的具有双向大骤回SCR特性超低电容的TVS器件的制造方法,其特征在于:步骤A中,P埋层的注入剂量在1E16到3E16之间,退火的温度在1100-1150℃之间,该P埋层用于阻断I/O到GND的电流通路。
3.根据权利要求1所述的具有双向大骤回SCR特性超低电容的TVS器件的制造方法,其特征在于:步骤B中,N型外延层(1)的厚度在3-5μm,电阻率在1-20ohm之间。
4.根据权利要求1所述的具有双向大骤回SCR特性超低电容的TVS器件的制造方法,其特征在于:步骤C中,第一P阱(Pwell-1)层的注入剂量在1E12到3E12之间,扩散透整个外延层(1)。
5.根据权利要求1所述的具有双向大骤回SCR特性超低电容的TVS器件的制造方法,其特征在于:步骤D中,N埋层的注入剂量在1E16到3E16之间,退火的温度在1100-1150℃之间。
6.根据权利要求1所述的具有双向大骤回SCR特性超低电容的TVS器件的制造方法,其特征在于:步骤E中外延层(2)厚度在5-8μm,浓度较外延层(1)更淡,接近为本征外延,电阻率在200ohm以上。
7.根据权利要求1所述的具有双向大骤回SCR特性超低电容的TVS器件的制造方法,其特征在于:步骤F中第二P阱(Pwell-2)层形成后应与第一P阱(Pwell-1)层形成纵向相连,第一P阱(Pwell-1)注入剂量在1E11到1E12之间。
8.根据权利要求1所述的具有双向大骤回SCR特性超低电容的TVS器件的制造方法,其特征在于:步骤L中,深槽的深度为10-15μm,深宽比在15:1和15:2之间。
9.根据权利要求1所述的具有双向大骤回SCR特性超低电容的TVS器件的制造方法,其特征在于:在步骤J中包括步骤:沉积一层1.5-2μm的SiO2膜作为深隔离槽的掩蔽层,在掩蔽层上进行光刻和SiO2腐蚀,刻蚀出窗口,该定位沟槽窗口作为步骤L中干法刻蚀深槽的参照位置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711108418.4A CN108428699B (zh) | 2017-11-09 | 2017-11-09 | 一种具有双向大骤回scr特性超低电容的tvs器件及其制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711108418.4A CN108428699B (zh) | 2017-11-09 | 2017-11-09 | 一种具有双向大骤回scr特性超低电容的tvs器件及其制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN108428699A CN108428699A (zh) | 2018-08-21 |
CN108428699B true CN108428699B (zh) | 2023-04-28 |
Family
ID=63155778
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201711108418.4A Active CN108428699B (zh) | 2017-11-09 | 2017-11-09 | 一种具有双向大骤回scr特性超低电容的tvs器件及其制造方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108428699B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109148442B (zh) * | 2018-09-04 | 2021-01-05 | 广东晨晞电力科技有限公司 | 一种电压抑制器及其制备方法 |
CN111968970B (zh) * | 2020-08-28 | 2022-04-08 | 电子科技大学 | 一种esd保护器件 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102437156A (zh) * | 2011-12-13 | 2012-05-02 | 杭州士兰集成电路有限公司 | 超低电容瞬态电压抑制器件及其制造方法 |
CN106098792A (zh) * | 2016-08-27 | 2016-11-09 | 上海长园维安微电子有限公司 | 双向电压完全对称带有超深沟槽超低漏电的tvs器件及制法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0215089D0 (en) * | 2002-06-29 | 2002-08-07 | Power Innovations Ltd | Overvoltage protection |
US8431958B2 (en) * | 2006-11-16 | 2013-04-30 | Alpha And Omega Semiconductor Ltd | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) |
US8338854B2 (en) * | 2009-03-31 | 2012-12-25 | Alpha And Omega Semiconductor Incorporated | TVS with low capacitance and forward voltage drop with depleted SCR as steering diode |
US9793254B2 (en) * | 2014-12-09 | 2017-10-17 | Alpha And Omega Semiconductor Incorporated | TVS structures for high surge and low capacitance |
-
2017
- 2017-11-09 CN CN201711108418.4A patent/CN108428699B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102437156A (zh) * | 2011-12-13 | 2012-05-02 | 杭州士兰集成电路有限公司 | 超低电容瞬态电压抑制器件及其制造方法 |
CN106098792A (zh) * | 2016-08-27 | 2016-11-09 | 上海长园维安微电子有限公司 | 双向电压完全对称带有超深沟槽超低漏电的tvs器件及制法 |
Also Published As
Publication number | Publication date |
---|---|
CN108428699A (zh) | 2018-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8692289B2 (en) | Fast turn on silicon controlled rectifiers for ESD protection | |
CN105261616A (zh) | 瞬态电压抑制器及其制造方法 | |
CN109103178B (zh) | 静电放电装置 | |
US6989572B2 (en) | Symmetrical high frequency SCR structure | |
US10483257B2 (en) | Low voltage NPN with low trigger voltage and high snap back voltage for ESD protection | |
CN104851919A (zh) | 双向穿通半导体器件及其制造方法 | |
CN106057781A (zh) | 静电放电保护器件的制造方法 | |
CN104576638A (zh) | Esd保护器件 | |
CN110335866A (zh) | 一种基于纳米级集成电路工艺的双向低触发esd保护器件 | |
CN108428699B (zh) | 一种具有双向大骤回scr特性超低电容的tvs器件及其制造方法 | |
CN102593155B (zh) | 一种基于多孔道均流的瞬态电压抑制器 | |
EP0377693A1 (en) | Low leakage battery protection diode structure | |
CN114497032A (zh) | 适用于消费电子的紧凑型静电防护器件及静电防护电路 | |
CN100423256C (zh) | 半导体集成电路中的静电放电保护电路 | |
US20230122120A1 (en) | Transient Voltage Suppression Device And Manufacturing Method Therefor | |
TWI777880B (zh) | 具有高保持電壓的低電容瞬態電壓抑制器及設備 | |
JP2021536127A (ja) | 過渡電圧抑制デバイス及びその製造方法 | |
CN212434623U (zh) | 一种低电容瞬态电压抑制器 | |
CN111276953B (zh) | 一种单芯片防雷击保护器件 | |
US11887979B2 (en) | Transient voltage suppression device and manufacturing method therefor | |
KR101006768B1 (ko) | 티브이에스 다이오드 어레이와 그 제조방법 | |
CN113257806A (zh) | 一种骤回瞬态电压抑制器 | |
CN110600468B (zh) | 一种带有超低残压降容管且具有scr特性的tvs器件及其制造方法 | |
CN208298826U (zh) | 一种具有双向大骤回scr特性超低电容的tvs器件 | |
CN112447703A (zh) | 静电放电防护元件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information | ||
CB02 | Change of applicant information |
Address after: Seven road 201202 Shanghai Pudong New Area Shiwan No. 1001 Applicant after: Shanghai Wei'an Semiconductor Co.,Ltd. Address before: 201202 Shanghai city Pudong New Area Town Road No. 1001 to seven Shiwan Building 2 Applicant before: SHANGHAI CHANGYUAN WAYON MICROELECTRONICS Co.,Ltd. |
|
GR01 | Patent grant | ||
GR01 | Patent grant |