CN111916492A - Tft器件及其制备方法、阵列基板 - Google Patents

Tft器件及其制备方法、阵列基板 Download PDF

Info

Publication number
CN111916492A
CN111916492A CN202010896304.6A CN202010896304A CN111916492A CN 111916492 A CN111916492 A CN 111916492A CN 202010896304 A CN202010896304 A CN 202010896304A CN 111916492 A CN111916492 A CN 111916492A
Authority
CN
China
Prior art keywords
sub
gate
grid
layer
tft device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010896304.6A
Other languages
English (en)
Other versions
CN111916492B (zh
Inventor
黄建龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to CN202010896304.6A priority Critical patent/CN111916492B/zh
Priority to US17/254,967 priority patent/US11791414B2/en
Priority to PCT/CN2020/117054 priority patent/WO2022041367A1/zh
Publication of CN111916492A publication Critical patent/CN111916492A/zh
Application granted granted Critical
Publication of CN111916492B publication Critical patent/CN111916492B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78645Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/4238Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/495Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78633Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供一种TFT器件及其制备方法、阵列基板,栅极包括不同层设置的第一子栅极和第二子栅极,在TFT器件膜层厚度上第一子栅极位于有源层与源极及漏极之间,第二子栅极与源极及漏极同层、同一道光罩制备而成,可节约一道光罩,第二子栅极不受像素单元开口的影响,第二子栅极包括间隔设置的两个栅极金属图案,两个栅极金属图案均与同一条扫描线电性连接,同时对第一子栅极充电,提升栅极的充电率,另外第一子栅极优选为金属钼,第二子栅极优选为金属铝或铝合金,金属铝的阻抗比金属钼的低,降低栅极的阻抗,进一步提高栅极充电率,满足高清晰度显示面板的分辨率、刷新率、大尺寸的需求。

Description

TFT器件及其制备方法、阵列基板
技术领域
本发明涉及显示技术领域,尤其涉及一种TFT器件及其制备方法、阵列基板。
背景技术
薄膜晶体管(Thin Film Transistor,TFT)是平板显示装置的重要组成部分,可形成在玻璃基板或塑料基板上,通常作为开关装置和驱动装置用在如LCD(Liquid CrystalDisplay,LCD)显示装置与OLED(Organic Light Emitting Display,OLED)显示装置中。薄膜晶体管具有多种结构,传统底栅结构的薄膜晶体管,由于栅极与源/漏电极之间重叠面积较大,产生了较大的寄生电容,会导致信号的延迟,且制作出来的薄膜晶体管尺寸较大,因而限制了其应用;顶栅型(Top gate)薄膜晶体管中的源/漏电极与栅极之间没有重叠,因此具有更低的寄生电容和更好的延展性,能够降低信号传输过程中的延迟,同时采用自对准的制备方法,有利于制备短沟道器件,提高器件稳定特性,因此顶栅型薄膜晶体管结构就成为目前主要的发展方向。
如图1所示,现有技术中顶栅型薄膜晶体管100包括从下到上依次层叠设置于衬底基板101上的遮光层102、缓冲层103、有源层104、栅极绝缘层105、栅极106、层间绝缘层107、源极1081、漏极1082、平坦化层1083、公共电极1091、钝化层109、以及像素电极1092,其中,源极1081与漏极1082分别通过层间绝缘层107上设置的过孔与有源层104的源极掺杂区1041和漏极掺杂区1042相接触,缓冲层103包括氮化硅层1031和氧化硅层1032,源极掺杂区1041和漏极掺杂区1042之间设置有沟道区1043,液晶面板的分辨率、刷新率、频率、尺寸要求越来越高,在较短时间内栅极106表面覆着有一定的电荷,该电荷对沟道区1043形成电场,以使源极掺杂区1041和漏极掺杂区1042之间的电子和空穴发生定向运动,实现快速对像素施加数据信号,提高液晶面板的帧率切换和刷新,显示复杂的图像。为了增加顶栅型薄膜晶体管100的充电率,顶栅型薄膜晶体管100中栅极106选择金属钼,另外增加栅极106的厚度和宽度,来减少栅极106的阻抗,可以从一定程度上提升充电率,但膜层增加容易导致膜层应力增加,有破片的风险,栅极106宽度还受到像素开口率的影响无法继续增加,还有栅极106采用铝等金属,在栅极106完成后制备的层间绝缘层107需要在高温下补氢,高温容易烫伤铝材质的栅极,影响顶栅型薄膜晶体管100的质量。
综上所述,需要设计出一种新的结构薄膜晶体管,以解决上述技术问题中增加顶栅型薄膜晶体管中栅极厚度及宽度以提高充电率,容易增加薄膜晶体管膜层的应力,导致该膜层断裂,像素开口率限制栅极宽度无法继续增加,另外栅极由金属钼替换成铝,在后续的制程中高温容易损伤铝材质的栅极的问题。
发明内容
本发明实施例提供一种TFT器件及其制备方法、阵列基板,能够解决现有技术中增加顶栅型薄膜晶体管中栅极厚度及宽度以提高充电率,容易增加薄膜晶体管膜层的应力,导致该膜层断裂,像素开口率限制栅极宽度无法继续增加,另外栅极由金属钼替换成铝,在后续的制程中高温容易损伤铝材质的栅极的技术问题。
为解决上述问题,本发明提供的技术方案如下:
本发明实施例提供一种TFT器件,所述TFT器件至少包括遮光层、有源层、栅极、源极以及漏极,其中,所述栅极包括不同层设置的第一子栅极和第二子栅极,在所述TFT器件的膜层厚度上,所述第一子栅极位于所述有源层与所述源极及所述漏极之间,所述第一子栅极与所述第二子栅极电性连接。
根据本发明一优选实施例,所述有源层呈U型,所述有源层包括源极掺杂区、漏极掺杂区、以及位于所述源极掺杂区和所述漏极掺杂区之间的沟道区,所述源极掺杂区和所述漏极掺杂区分别位于所述U型的两端,所述第一子栅极覆盖所述U型中部,未覆盖所述U型的底部。
根据本发明一优选实施例,在所述TFT器件的膜层厚度上,所述源极与所述U型一侧重叠,所述漏极与所述U型另一侧的端部重叠,所述源极通过源极接触孔与所述源极掺杂区电性连接,所述漏极通过漏极接触孔与所述漏极掺杂区电性连接。
根据本发明一优选实施例,所述第二子栅极至少包括一个栅极金属图案,所述第二子栅极与所述源极及所述漏极同层设置,所述栅极金属图案通过过孔与所述第一子栅极的表面或侧面电性连接。
根据本发明一优选实施例,所述第二子栅极包括间隔设置的两个所述栅极金属图案,两个所述栅极金属图案分别位于所述U型两侧。
根据本发明一优选实施例,两个所述栅极金属图案通过过孔与同一根扫描线电性连接,两个所述栅极金属图案同时对所述第一子栅极充电,待所述第一子栅极靠近所述有源层一侧覆着预设电荷后,预设电荷产生预设电场以使所述沟道区中的电子和空穴发生预设方向运动。
根据本发明一优选实施例,所述第一子栅极为钼、铜、铬、钨、钽以及钛中的一种或多种组合材料,所述第二子栅极为铝或铝合金。
根据本发明一优选实施例,在所述TFT器件的膜层厚度方向上,所述第一子栅极位于所述遮光层内,且所述第一子栅极的材料与所述遮光层的材料相同。
依据上述TFT器件,本发明还提供一种TFT器件的制备方法,所述方法包括:
步骤S10,提供衬底基板,在所述衬底基板上制备遮光层,在所述衬底基板上制备缓冲层,在所述缓冲层上制备对应于所述遮光层上方的有源层;
步骤S20,在所述缓冲层上制备栅绝缘层,在所述栅绝缘层上制备对应于所述有源层上方的第一子栅极,在所述栅绝缘层上制备层间绝缘层,在所述层间绝缘层上制备对应于所述第一子栅极上方的第二子栅极、源极以及漏极,其中,所述第一子栅极与所述第二子栅极电性连接。
根据本发明一优选实施例,步骤S20具体还包括:
所述第二子栅极包括间隔设置的两个栅极金属图案,两个所述栅极金属图案分别通过所述层间绝缘层中的过孔与所述第一子栅极电性连接,其中,所述第一子栅极为钼、铜、铬、钨、钽以及钛中的一种或多种组合材料,两个所述栅极金属图案为铝或铝合金。
依据上述TFT器件,本发明还提供一种阵列基板,所述阵列基板包括上述TFT器件。
有益效果:本发明提供一种TFT器件及其制备方法、阵列基板,栅极包括不同层设置的第一子栅极和第二子栅极,在TFT器件膜层厚度上第一子栅极位于有源层与源极及漏极之间,第二子栅极与源极及漏极同层、同一道光罩制备而成,可节约一道光罩,第二子栅极不受像素单元开口的影响,第二子栅极包括间隔设置的两个栅极金属图案,两个栅极金属图案均与同一条扫描线电性连接,同时对第一子栅极充电,提升栅极的充电率,另外第一子栅极优选为金属钼,第二子栅极优选为金属铝或铝合金,金属铝的阻抗比金属钼的低,降低栅极的阻抗,进一步提高栅极充电率,满足高清晰度显示面板的分辨率、刷新率、大尺寸的需求。
附图说明
为了更清楚地说明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单介绍,显而易见地,下面描述中的附图仅仅是发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1为现有技术中一种TFT器件结构示意图。
图2为本发明实施例提供一种TFT器件的第一结构膜层示意图。
图3为本发明实施例提供一种TFT器件的第一结构俯视示意图。
图4为本发明实施例提供一种TFT器件的第一结构俯视中A1-A2截面示意图。
图5为本发明实施例提供一种TFT器件中沟道区载流子流向的示意图。
图6为本发明实施例提供一种TFT器件的第二结构膜层示意图。
图7为本发明实施例提供一种TFT器件的第三结构膜层示意图。
图8为本发明实施例提供一种TFT器件的第四结构膜层示意图。
图9为本发明实施例提供一种TFT器件的第五结构膜层示意图。
图10至图15为本发明实施例提供一种TFT器件的第一结构的制备工艺示意图。
具体实施方式
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述。显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
本发明针对现有技术中增加顶栅型薄膜晶体管中栅极厚度及宽度以提高充电率,容易增加薄膜晶体管膜层的应力,导致该膜层断裂,像素开口率限制栅极宽度无法继续增加,另外栅极由金属钼替换成铝,在后续的制程中高温容易损伤铝材质的栅极的技术问题,本发明能够解决该缺陷。
为了解决顶栅型薄膜晶体管中栅极厚度、宽度和更换材料以提高充电率的负面问题,本发明实施例提供一种TFT器件,该TFT器件至少包括遮光层、有源层、栅极、源极以及漏极,其中,栅极包括第一子栅极和第二子栅极,第二子栅极包括间隔设置的两个栅极金属图案,第一子栅极位于有源层和源极及漏极之间,未完全覆盖有源层中的沟道区,第二子栅极与源极及漏极同层、同一道光罩制备而成,节约一道光罩,第二子栅极不受像素单元开口的影响,其中,在TFT器件的膜层厚度方向上,第一子栅极位于遮光层内,且第一子栅极的材料与遮光层的材料相同,源极通过源极接触孔与有源层的源极掺杂区电性连接,漏极通过漏极接触孔与有源层的漏极掺杂区电性连接。
第二子栅极与第一子栅极的两端表面或侧面电性连接,第二子栅极与第一子栅极的材料不同,且第二子栅极的阻抗远小于第一子栅极的阻抗,降低整个栅极的阻抗,第二子栅极中两个间隔设置的栅极金属图案均与同一条扫描线电性连接,同时对第一子栅极充电,提高栅极充电率和导电性,以使第一子栅极靠近有源层一侧快速覆着电荷,待覆着电荷达到一定的数量后产生相应的电场以使有源层中的沟道区中的电子和空穴发生定向运动,满足高清晰度显示面板的分辨率、刷新率、大尺寸的需求。
具体地,如图2、图3和图4所示,本发明实施例提供一种TFT器件200的第一结构示意图,TFT器件200优选为顶栅型TFT器件,TFT器件200包括衬底基板201,在衬底基板201上设置有遮光层202,在衬底基板202上设置有覆盖遮光层202的缓冲层203,在缓冲层203上设置有对应于遮光层202上方的有源层204,在缓冲层203上设置有栅绝缘层205,在栅绝缘层205上设置有对应于有源层204上方的第一子栅极2061,在栅绝缘层205上设置有层间绝缘层207,在层间绝缘层207上设置有对应于第一子栅极2061上方的第二子栅极2062、源极2063以及漏极2064,在层间绝缘层207上设置有覆盖第二子栅极2062、源极2063以及漏极2064的平坦化层208,在平坦化层208表面设置有公共电极2091和覆盖公共电极2091的钝化层209,在钝化层209表面设置有像素电极2092,像素电极2091与公共电极2092的材料为ITO,像素电极2092通过像素过孔与漏极2064电性连接,多条像素电极2092的一端连接在一起,其整体形成一个感应电极,多条公共电极2091的一端连接在一起,其整体形成一个驱动电极,感应电极和驱动电极平行或垂直设置以形成感应电容,感应电容形成磁场,影响和决定对应TFT器件200上方液晶的偏转角度。
有源层204呈U型,包括源极掺杂区2041、漏极掺杂区2042、以及位于源极掺杂区2041和漏极掺杂区2042之间沟道区2043,在所述TFT器件的膜层厚度上,源极掺杂区2041和漏极掺杂区2042分别位于U型的两端,第一子栅极2061覆盖U型中部,未覆盖U型的底部,所述源极2063与所述U型一侧重叠,所述漏极2064与所述U型另一侧的端部重叠。第二子栅极2062包括间隔设置的栅极金属图案20621和栅极金属图案20622,栅绝缘层205和层间绝缘层207对应源极掺杂区2041和漏极掺杂区2042的位置分别设置有源极接触孔2071和漏极接触孔2072,层间绝缘层207对应第一子栅极2061的两端表面设置第一过孔20611和第二过孔20612,源极2063通过源极接触孔2071与源极掺杂区2041电性连接,漏极2064通过漏极接触孔2072与漏极掺杂区2042电性连接,栅极金属图案20621和栅极金属图案20622分别通过第一过孔20611和第二过孔20612与第一子栅极2061表面电性连接,栅极金属图案20621、栅极金属图案20622、源极2063、以及漏极2064为同一道光罩制程完成,节约一道光罩,降低TFT器件200的生产成本,栅极金属图案20621、栅极金属图案20622不受该TFT器件200应用的液晶面板的像素单元开口的影响。
如图5所示,本发明实施例提供一种TFT器件中沟道区的载流子流向的示意图。有源层204的材料为铟镓锌氧化物、铟锌锡氧化物、以及铟镓锌锡氧化物中的一种或一种以上半导体材料,该半导体材料内包含两种载流子(电子和空穴),当电子和空穴在电场力作用下,发生定向运动,该半导体材料产生电流,传递信号,电场强度越大,载流子迁移速度越宽,传递信息的速度越快。本实施例中源极掺杂区2041与源极2063电性连接,源极2063与数据信号电性连接,漏极掺杂区2042与漏极2064电性连接,漏极2064与像素电极电性连接,沟道区2043上方设置有第一子栅极2061,第一子栅极2061表面两端分别与栅极金属图案20621和栅极金属图案20622电性连接,栅极金属图案20621和栅极金属图案20622与同一条扫描线电性连接,当需要对TFT器件充电时,栅极金属图案20621和栅极金属图案20622同时对第一子栅极2061施加相同电压,第一子栅极2061的表面快速覆着正电荷,正电荷向沟道区产生电势差U,正电荷越多,电势差U越大,当电势差U超过临界电势差时,沟道区2043中电子和空穴发生移动,电子和空穴移动方向相反,数据信号通过沟道区2043传递到像素电极上,驱动与TFT器件相关的液晶面板显示,该电势差U变化的速度越快,越能满足液晶面板的分辨率、刷新率和大尺寸的需求,另外本实施例中第一子栅极为钼、铜、铬、钨、钽以及钛中的一种或多种组合材料,第二子栅极为铝或铝合金,金属铝的阻抗比金属钼的低,进一步提升第一子栅极2061的导电性,降低栅极206的阻抗,从而提高栅极206充电率。
依据上述TFT器件200的第一结构示意图,发明人还延伸出其他结构的TFT器件如图6至图9所示的结构。
如图6所示,本发明实施例提供一种TFT器件200的第二结构示意图,栅极金属图案20621和栅极金属图案20622分别通过第一过孔20611和第二过孔20612与第一子栅极2061的侧面电性连接,其他的结构和标号跟图2相同,此处不再赘述。
如图7所示,本发明实施例提供一种TFT器件200的第三结构示意图,第二子栅极2062是一整块金属图案,第二子栅极2062通过层间绝缘层207中过孔与第一子栅极2061表面电性连接,其他的结构和标号跟图2相同,此处不再赘述。
如图8所示,本发明实施例提供一种TFT器件200的第四结构示意图,第二子栅极2062是一整块金属图案,第二子栅极2062通过层间绝缘层207中过孔与第一子栅极2061侧面电性连接,其他的结构和标号跟图2相同,此处不再赘述。
如图9所示,本发明实施例提供一种TFT器件200的第五结构示意图,第二子栅极2062是一整块金属图案,第二子栅极2062贴合于第一子栅极2061设置,且第二子栅极2062通过接触面与第一子栅极2061电性连接,其他的结构和标号跟图2相同,此处不再赘述。
本发明中第二子栅极2062并不仅仅限于上述位置,第二子栅极2062还可与公共电极2091或像素电极2092同层设置,其他具体的结构跟图2类似,此处不再赘述。
发明人以图2中的TFT器件的结构200为例,提供一种TFT器件的制备方法,所述方法包括:
步骤S10,提供衬底基板,在所述衬底基板上制备遮光层,在所述衬底基板上制备缓冲层,在所述缓冲层上制备对应于所述遮光层上方的有源层;
步骤S20,在所述缓冲层上制备栅绝缘层,在所述栅绝缘层上制备对应于所述有源层上方的第一子栅极,在所述栅绝缘层上制备层间绝缘层,在所述层间绝缘层上制备对应于所述第一子栅极上方的第二子栅极、源极以及漏极,其中,所述第一子栅极与所述第二子栅极电性连接。
优选地,步骤S20具体还包括:所述第二子栅极包括间隔设置的两个栅极金属图案,两个所述栅极金属图案分别通过所述层间绝缘层中的过孔与所述第一子栅极电性连接,其中,所述第一子栅极为钼、铜、铬、钨、钽以及钛中的一种或多种组合材料,两个所述栅极金属图案为铝或铝合金。
图2为TFT器件200的制备方法中的具体结构,为了更好的展示发明点,发明人在图10至图15中仅绘制局部结构图,其他未画出膜层的结构和标号与图2相同。如图10所示,衬底基板201通常为玻璃基板,也可为其他材质的基板,在此不做限制,使用纯水或热硫酸等清洗液将衬底基板201洗净后,在衬底基板201上形成遮光层202,遮光层202的厚度范围优选为20至500纳米,遮光层101的材料为金属层,优选钼(Mo)、铝(Al)、铜(Cu)、钛(Ti)中的一种或多种的合金。如图11所示,在遮光层202上形成缓冲层203,且缓冲层203覆盖遮光层202,缓冲层102的厚度范围优选为50至100纳米,缓冲层203为氧化硅(SiOx)薄膜、氮化硅(SiNx)薄膜、或者氧化硅薄膜与氮化硅薄膜交替层叠设置形成的复合薄膜,在缓冲层203上形成对应于遮光层202上方的有源层204,对有源层204进行蚀刻,形成呈U型半导体层,包括源极掺杂区2041、漏极掺杂区2042、以及位于源极掺杂区2041和漏极掺杂区2042之间沟道区2043,有源层204的材料为铟镓锌氧化物IGZO、铟锌锡氧化物IZTO、以及铟镓锌锡氧化物IGZTO中的一种或多种。如图12所示,通过化学气相沉积法,在有源层204上形成栅绝缘层205,经物理气相沉积方法,在栅绝缘层205上形成第一子栅极2061,第一子栅极2061优选为钼、铜、铬、钨、钽以及钛中的一种或多种组合材料。
如图13所示,在栅绝缘层205制备覆盖第一子栅极2061的层间绝缘层207,栅绝缘层205和层间绝缘层207对应源极掺杂区2041和漏极掺杂区2042的位置分别设置有源极接触孔2071和漏极接触孔2072,层间绝缘层207对应第一子栅极2061的两端表面设置第一过孔20611和第二过孔20612。如图14所示,在层间绝缘层207上制备第二子栅极2062、源极2063以及漏极2064,源极2063通过源极接触孔2071与源极掺杂区2041电性连接,漏极2064通过漏极接触孔2072与漏极掺杂区2042电性连接,第二子栅极2062包括栅极金属图案20621和栅极金属图案20622,栅极金属图案20621和栅极金属图案20622分别通过第一过孔20611和第二过孔20612与第一子栅极2061表面电性连接,栅极金属图案20621、栅极金属图案20622、源极2063、以及漏极2064为同一道光罩制程完成。如图15所示,在层间绝缘层207上制备覆盖第二子栅极2062、源极2063以及漏极2064的平坦化层208,在平坦化层208表面设置有公共电极2091和覆盖公共电极2091的钝化层209,在钝化层209表面设置有像素电极2092,像素电极2091与公共电极2092的材料为ITO,像素电极2092通过像素过孔20921与漏极2065电性连接。
依据上述TFT器件,发明人还提供一种阵列基板,该阵列基板包括上述TFT器件。
本发明提供一种TFT器件及其制备方法、阵列基板,栅极包括不同层设置的第一子栅极和第二子栅极,在TFT器件膜层厚度上第一子栅极位于有源层与源极及漏极之间,第二子栅极与源极及漏极同层、同一道光罩制备而成,可节约一道光罩,第二子栅极不受像素单元开口的影响,第二子栅极包括间隔设置的两个栅极金属图案,两个栅极金属图案均与同一条扫描线电性连接,同时对第一子栅极充电,提升栅极的充电率,另外第一子栅极优选为金属钼,第二子栅极优选为金属铝或铝合金,金属铝的阻抗比金属钼的低,降低栅极的阻抗,进一步提高栅极充电率,满足高清晰度显示面板的分辨率、刷新率、大尺寸升需求。
综上,虽然本发明已以优选实施例揭露如上,但上述优选实施例并非用以限制本发明,本领域的普通技术人员,在不脱离本发明的精神和范围内,均可作各种更动与润饰,因此本发明的保护范围以权利要求界定的范围为准。

Claims (11)

1.一种TFT器件,其特征在于,至少包括遮光层、有源层、栅极、源极以及漏极,其中,所述栅极包括不同层设置的第一子栅极和第二子栅极,在所述TFT器件的膜层厚度上,所述第一子栅极位于所述有源层与所述源极及所述漏极之间,所述第一子栅极与所述第二子栅极电性连接。
2.根据权利要求1所述的TFT器件,其特征在于,所述有源层呈U型,所述有源层包括源极掺杂区、漏极掺杂区、以及位于所述源极掺杂区和所述漏极掺杂区之间的沟道区,所述源极掺杂区和所述漏极掺杂区分别位于所述U型的两端,所述第一子栅极覆盖所述U型中部,未覆盖所述U型的底部。
3.根据权利要求2所述的TFT器件,其特征在于,在所述TFT器件的膜层厚度上,所述源极与所述U型一侧重叠,所述漏极与所述U型另一侧的端部重叠,所述源极通过源极接触孔与所述源极掺杂区电性连接,所述漏极通过漏极接触孔与所述漏极掺杂区电性连接。
4.根据权利要求3所述的TFT器件,其特征在于,所述第二子栅极至少包括一个栅极金属图案,所述第二子栅极与所述源极及所述漏极同层设置,所述栅极金属图案通过过孔与所述第一子栅极的表面或侧面电性连接。
5.根据权利要求4所述的TFT器件,其特征在于,所述第二子栅极包括间隔设置的两个所述栅极金属图案,两个所述栅极金属图案分别位于所述U型两侧。
6.根据权利要求5所述的TFT器件,其特征在于,两个所述栅极金属图案通过过孔与同一根扫描线电性连接,两个所述栅极金属图案同时对所述第一子栅极充电,待所述第一子栅极靠近所述有源层一侧覆着预设电荷后,预设电荷产生预设电场以使所述沟道区中的电子和空穴发生预设方向运动。
7.根据权利要求1所述的TFT器件,其特征在于,所述第一子栅极为钼、铜、铬、钨、钽以及钛中的一种或多种组合材料,所述第二子栅极为铝或铝合金。
8.根据权利要求1所述的TFT器件,其特征在于,在所述TFT器件的膜层厚度方向上,所述第一子栅极位于所述遮光层内,且所述第一子栅极的材料与所述遮光层的材料相同。
9.一种TFT器件的制备方法,其特征在于,所述方法包括:
步骤S10,提供衬底基板,在所述衬底基板上制备遮光层,在所述衬底基板上制备缓冲层,在所述缓冲层上制备对应于所述遮光层上方的有源层;
步骤S20,在所述缓冲层上制备栅绝缘层,在所述栅绝缘层上制备对应于所述有源层上方的第一子栅极,在所述栅绝缘层上制备层间绝缘层,在所述层间绝缘层上制备对应于所述第一子栅极上方的第二子栅极、源极以及漏极,其中,所述第一子栅极与所述第二子栅极电性连接。
10.根据权利要求9所述的TFT器件的制备方法,其特征在于,步骤S20具体还包括:
所述第二子栅极包括间隔设置的两个栅极金属图案,两个所述栅极金属图案分别通过所述层间绝缘层中的过孔与所述第一子栅极电性连接,其中,所述第一子栅极为钼、铜、铬、钨、钽以及钛中的一种或多种组合材料,两个所述栅极金属图案为铝或铝合金。
11.一种阵列基板,其特征在于,所述阵列基板包括权利要求1至8任一项所述的TFT器件。
CN202010896304.6A 2020-08-31 2020-08-31 Tft器件及其制备方法、阵列基板 Active CN111916492B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN202010896304.6A CN111916492B (zh) 2020-08-31 2020-08-31 Tft器件及其制备方法、阵列基板
US17/254,967 US11791414B2 (en) 2020-08-31 2020-09-23 TFT device, manufacturing method thereof, and array substrate
PCT/CN2020/117054 WO2022041367A1 (zh) 2020-08-31 2020-09-23 Tft 器件及其制备方法、阵列基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010896304.6A CN111916492B (zh) 2020-08-31 2020-08-31 Tft器件及其制备方法、阵列基板

Publications (2)

Publication Number Publication Date
CN111916492A true CN111916492A (zh) 2020-11-10
CN111916492B CN111916492B (zh) 2021-12-24

Family

ID=73267639

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010896304.6A Active CN111916492B (zh) 2020-08-31 2020-08-31 Tft器件及其制备方法、阵列基板

Country Status (3)

Country Link
US (1) US11791414B2 (zh)
CN (1) CN111916492B (zh)
WO (1) WO2022041367A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113257837A (zh) * 2021-05-11 2021-08-13 京东方科技集团股份有限公司 一种柔性显示基板、显示装置及制备方法
CN114005882A (zh) * 2021-10-28 2022-02-01 合肥鑫晟光电科技有限公司 一种薄膜晶体管、显示面板及薄膜晶体管的制备方法
WO2022242031A1 (zh) * 2021-05-20 2022-11-24 京东方科技集团股份有限公司 阵列基板、显示面板

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000315795A (ja) * 1999-04-28 2000-11-14 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
CN104218091A (zh) * 2013-05-31 2014-12-17 三星显示有限公司 薄膜晶体管及包括该薄膜晶体管的有机发光二极管显示器
CN107104108A (zh) * 2017-05-19 2017-08-29 京东方科技集团股份有限公司 一种阵列基板及其制作方法、平板探测器及影像设备
WO2020021939A1 (ja) * 2018-07-25 2020-01-30 株式会社ジャパンディスプレイ 半導体装置および半導体装置の製造方法
CN110993651A (zh) * 2019-11-22 2020-04-10 深圳市华星光电半导体显示技术有限公司 一种阵列基板及其制备方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100485531B1 (ko) 2002-04-15 2005-04-27 엘지.필립스 엘시디 주식회사 다결정 실리콘 박막트랜지스터와 그 제조방법
JP2007188936A (ja) * 2006-01-11 2007-07-26 Epson Imaging Devices Corp 表示装置
CN101051643A (zh) 2006-04-03 2007-10-10 精工爱普生株式会社 半导体装置
US20120153289A1 (en) * 2009-09-01 2012-06-21 Sharp Kabushiki Kaisha Semiconductor device, active matrix substrate, and display device
KR102661120B1 (ko) * 2016-08-22 2024-04-26 삼성디스플레이 주식회사 박막 트랜지스터, 박막 트랜지스터 제조 방법, 및 이를 포함하는 표시 장치
CN109148597A (zh) 2018-08-20 2019-01-04 深圳市华星光电技术有限公司 薄膜晶体管及其制备方法
CN109300917B (zh) 2018-09-30 2021-01-26 京东方科技集团股份有限公司 一种阵列基板及其制备方法、显示面板
RU2019112230A (ru) 2019-04-23 2020-10-23 Общество С Ограниченной Ответственностью "Коммерческие Разработки Измерительной Техники" (Ооо "Крит") Способ синхронизации хода встроенных часов автономных беспроводных устройств

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000315795A (ja) * 1999-04-28 2000-11-14 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
CN104218091A (zh) * 2013-05-31 2014-12-17 三星显示有限公司 薄膜晶体管及包括该薄膜晶体管的有机发光二极管显示器
CN107104108A (zh) * 2017-05-19 2017-08-29 京东方科技集团股份有限公司 一种阵列基板及其制作方法、平板探测器及影像设备
WO2020021939A1 (ja) * 2018-07-25 2020-01-30 株式会社ジャパンディスプレイ 半導体装置および半導体装置の製造方法
CN110993651A (zh) * 2019-11-22 2020-04-10 深圳市华星光电半导体显示技术有限公司 一种阵列基板及其制备方法

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113257837A (zh) * 2021-05-11 2021-08-13 京东方科技集团股份有限公司 一种柔性显示基板、显示装置及制备方法
CN113257837B (zh) * 2021-05-11 2024-06-18 京东方科技集团股份有限公司 一种柔性显示基板、显示装置及制备方法
WO2022242031A1 (zh) * 2021-05-20 2022-11-24 京东方科技集团股份有限公司 阵列基板、显示面板
CN114005882A (zh) * 2021-10-28 2022-02-01 合肥鑫晟光电科技有限公司 一种薄膜晶体管、显示面板及薄膜晶体管的制备方法
CN114005882B (zh) * 2021-10-28 2024-03-08 合肥鑫晟光电科技有限公司 一种薄膜晶体管、显示面板及薄膜晶体管的制备方法

Also Published As

Publication number Publication date
US20220320344A1 (en) 2022-10-06
CN111916492B (zh) 2021-12-24
US11791414B2 (en) 2023-10-17
WO2022041367A1 (zh) 2022-03-03

Similar Documents

Publication Publication Date Title
CN111916492B (zh) Tft器件及其制备方法、阵列基板
US9257563B2 (en) Thin film transistor array panel and method of manufacturing the same
KR101272892B1 (ko) 어레이 기판
US20100044708A1 (en) Thin film transistor, pixel structure and fabrication methods thereof
JP4648829B2 (ja) 製品
US7701521B2 (en) Array substrate having particular storage capacitance structure for liquid crystal display device and method of manufacturing the same
CN101561604B (zh) 薄膜晶体管液晶显示器阵列基板结构及制造方法
US20120112181A1 (en) Oxide semiconductor, thin film transistor including the same and thin film transistor display panel including the same
CN102636927A (zh) 阵列基板及其制造方法
JP5685565B2 (ja) 薄膜トランジスタ及びその製造方法
CN105652543A (zh) 阵列基板及其制作方法、显示器件
WO2018192217A1 (zh) 薄膜晶体管及其制备方法、阵列基板及其制备方法、显示面板
US8187929B2 (en) Mask level reduction for MOSFET
TWI481035B (zh) 薄膜電晶體及含有該薄膜電晶體的陣列基板
US20150131020A1 (en) Display panel and display apparatus including the same
CN102289118A (zh) 液晶显示元件
CN110908199A (zh) 阵列基板及液晶显示面板
EP0721215B1 (en) Forming array with metal scan lines to control semiconductor gatelines
US10782580B2 (en) Array substrate, liquid crystal display device having the same, and method for manufacturing array substrate
US8748892B2 (en) Thin film transistor and method for fabricating the same
US9263467B2 (en) Thin film transistor array panel and manufacturing method thereof
EP0721213B1 (en) Array with metal scan lines controlling semiconductor gate lines
CN113629070B (zh) 阵列基板、阵列基板的制作方法及显示面板
JP2592044B2 (ja) 垂直形薄膜トランジスターの製造方法
CN114883346A (zh) 阵列基板及其制作方法、显示面板

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant