CN111863957B - Normally-off high electron mobility transistor and manufacturing method thereof - Google Patents

Normally-off high electron mobility transistor and manufacturing method thereof Download PDF

Info

Publication number
CN111863957B
CN111863957B CN202010518624.8A CN202010518624A CN111863957B CN 111863957 B CN111863957 B CN 111863957B CN 202010518624 A CN202010518624 A CN 202010518624A CN 111863957 B CN111863957 B CN 111863957B
Authority
CN
China
Prior art keywords
layer
substrate
gan
electron mobility
mobility transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010518624.8A
Other languages
Chinese (zh)
Other versions
CN111863957A (en
Inventor
刘军林
吕全江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu University
Original Assignee
Jiangsu University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu University filed Critical Jiangsu University
Priority to CN202010518624.8A priority Critical patent/CN111863957B/en
Publication of CN111863957A publication Critical patent/CN111863957A/en
Application granted granted Critical
Publication of CN111863957B publication Critical patent/CN111863957B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7788Vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

The invention belongs to the technical field of semiconductors, and particularly relates to a normally-off AlGaN/GaN high electron mobility transistor and a manufacturing method thereof. The transistor sequentially comprises the following components from bottom to top: drain electrode, base plate, bonding metal layer, drain ohmic contact metal layer, high resistance layer, gaN channel layer, alGaN barrier layer, P type layer, passivation layer, source electrode and gate electrode, characterized by: and a through hole is arranged in the high-resistance layer right below the gate electrode, so that the drain ohmic contact metal layer is communicated with the GaN channel layer, a vertical conductive channel which is conductive by the drain ohmic contact metal layer is formed, and lower on-resistance can be obtained. The invention also discloses a manufacturing method of the high electron mobility transistor structure, secondary epitaxy and ion implantation are not needed in the manufacturing process, and the interface pollution caused by secondary epitaxy in the traditional manufacturing method and the adverse effects of lattice damage, complex process, higher cost and the like caused by ion implantation are radically eliminated.

Description

Normally-off high electron mobility transistor and manufacturing method thereof
Technical Field
The invention belongs to the technical field of semiconductors, and particularly relates to a normally-off AlGaN/GaN high electron mobility transistor and a manufacturing method thereof.
Background
Compared with the first and second generation semiconductor materials, the third generation semiconductor material GaN material has the advantages of large forbidden bandwidth, high breakdown field intensity, high electron mobility, strong radiation resistance and the like, and has great development potential in the high-frequency and high-power fields of GaN-based high electron mobility transistor wireless communication base stations, radars, automobile electrons and the like. The advent of AlGaN/GaN high electron mobility transistor (AlGaN/GaN HEMT) structures was based on the phenomenon described by T.Mimura et al, 1975, M.A. khan et al, 1994: an exceptionally high electron mobility is exhibited at the interface region of AlGaN and GaN heterostructures. At present, a conventional AlGaN/GaN HEMT device is of a planar structure, and a source electrode, a drain electrode and a grid electrode of the device are all arranged on the top surface of the device, so that reliability is easy to be reduced, for example, current collapse benefits can occur under the condition of large grid bias or high frequency, and self-heating effect and the like can be generated when the AlGaN/GaN HEMT device works in a high-temperature and high-power environment. Meanwhile, the planar structure AlGaN/GaN HEMT is not beneficial to integration with other components. The vertical structure AlGaN/GaN HEMT can well solve the problems of the horizontal structure AlGaN/GaN HEMT in principle, and becomes the development trend of AlGaN/GaN HEMT devices.
In the manufacturing process of the vertical structure AlGaN/GaN HEMT device, the formation of a vertical current conducting channel is always a difficult point. The existing vertical current conducting channels are formed by the following schemes:
(1) P-GaN is used as a current blocking layer, then a photoetching technology is used for forming small holes in the P-GaN, and then secondary epitaxy is carried out to fill the small holes with N-GaN to be used as vertical conductive channels. This method requires a secondary epitaxy, which is very prone to cause contamination of the interface, thus affecting the device performance, and is costly. Specific methods are described in AlGaN/GaN current aperture vertical electron transistors with regrown channels, journal of Applied Physics,2004, 95 (4): 2073-2078.
(2) High resistance is formed on the selected area of the intrinsic GaN by ion implantation, and the selected area is used as a current blocking layer, and the ion implantation is not performed in the area needing to be conducted to form a vertical conductive channel. Mg Ion implantation can be used to form P-GaN current blocking layers, see Enhancement and depletion mode AlGaN/GaN CAVET with Mg-Ion-Implanted GaN as current blocking layer, IEEE Electron Device Letters,2008,29 (6): 543-545; or by using lattice defects caused by Al ion implantation as a current blocking layer, see Current status and scope of galliumnitride-based vertical transistors for high-power electronics application, semiconductor Science and technology,2013,28:074014. However, ion implantation can cause significant lattice damage, which can easily cause severe leakage and even current collapse. Meanwhile, the ion implantation process is complex, the cost is high, and the control of the production cost is not facilitated.
(3) First, performing primary epitaxy to form a high-resistance GaN layer as a current blocking layer, forming a low-resistance region on the high-resistance GaN layer by Si ion implantation to form a vertical conductive channel, and then performing secondary epitaxy to grow a subsequent channel layer, a barrier layer and the like, see CN201510103132.1 and CN201510109496.0. Compared with the method which utilizes the implantation of Mg and Al ions, the method has the advantages that the damage to the epitaxial layer is obviously reduced, however, secondary epitaxy is still required, interface pollution is easy to cause, the performance of the device is influenced, and the cost is high.
Disclosure of Invention
The invention aims to provide a novel vertical structure AlGaN/GaN HEMT device structure and a manufacturing method thereof, which do not need secondary epitaxy and ion implantation, and fundamentally avoid adverse effects caused by the secondary epitaxy and ion implantation.
The purpose of the invention is realized in the following way:
a normally-off vertical structure AlGaN/GaN high electron mobility transistor structure comprises, in order from bottom to top: drain electrode, base plate, bonding metal layer, drain ohmic contact metal layer, high resistance layer, gaN channel layer, alGaN barrier layer, P type layer, passivation layer, source electrode and gate electrode, characterized by: and a through hole is formed in the high-resistance layer right below the gate electrode, so that the drain ohmic contact metal layer is communicated with the GaN channel layer to form a vertical conductive channel which is conductive by the drain ohmic contact metal layer, two-dimensional electron gas is formed between the GaN channel layer and the AlGaN barrier layer, the P-type layer is close to the bottom of the gate electrode and only exists in the area below the gate electrode, and the turn-off of the AlGaN/GaN high-electron mobility transistor is realized by exhausting the two-dimensional electron gas below the gate electrode to form a normally-off structure.
Further, the outer edge of the through hole in the high-resistance layer is smaller than the outer edge of the gate electrode, and the distance between the outer edge of the through hole in the high-resistance layer and the outer edge of the gate electrode is defined as L g ,1μm≤L g ≤10μm。
Preferably L g The difference from the high resistance layer thickness is less than 1 micron. Here, L g The high-electron mobility transistor with the normally-off vertical structure AlGaN/GaN has the same thickness as the high-resistance layer, so that the electric field can be uniformly distributed in the device when the transistor is subjected to high voltage, and the breakdown performance of the device is improved.
Further, an AlN layer is provided between the GaN channel layer and the AlGaN barrier layer, and the AlN layer is 0 to 5nm thick, and when the AlN layer is 0nm thick, the AlN layer is removed.
Furthermore, the high-resistance layer is GaN doped with C element or GaN doped with Fe element or AlGaN doped with C element or AlGaN doped with Fe element, and the thickness of the high-resistance layer is 1-10 mu m.
Further, the P-type layer is GaN doped with Mg or AlGaN doped with Mg.
Further, the substrate is a material with good electric and thermal conductivity, such as Si, ge, cu, cu alloy, but not limited thereto.
Further, the GaN channel layer is an unintentionally doped GaN layer, and the thickness is 100 nm-500 nm.
Further, the AlGaN barrier layer is Al x Ga (1-x) And the thickness of the N layer is 10 nm-30 nm, wherein x is more than or equal to 0.1 and less than or equal to 0.5.
A manufacturing method of a normally-off type vertical structure AlGaN/GaN high electron mobility transistor comprises the following steps:
(1) Providing a substrate, and sequentially growing HEMT epitaxial films comprising a buffer layer, a high-resistance layer, a GaN channel layer, an AlN layer, an AlGaN barrier layer and a P-type layer on the substrate;
(2) Etching the P-type layer of the area outside the grid electrode to be manufactured on the HEMT epitaxial film by a photoetching technology;
(3) Growing a passivation layer on the AlGaN barrier layer and the P-type layer;
(4) Etching the passivation layer at the position where the source electrode is required to be manufactured by utilizing a photoetching technology, and manufacturing the source electrode by utilizing a stripping technology;
(5) Etching the passivation layer above the P-type layer by using a photoetching technology, and then manufacturing a gate electrode by using a stripping technology;
(6) Manufacturing an adhesive layer on the surface of the HEMT epitaxial film on which the source electrode and the gate electrode are manufactured;
(7) Providing a transition substrate, manufacturing a bonding layer on the front surface of the transition substrate, manufacturing a protective layer on the back surface of the transition substrate, and adhering the HEMT epitaxial film with the source electrode and the gate electrode and the transition substrate together by using the bonding layer;
(8) Etching the substrate and the buffer layer to obtain a transitional HEMT epitaxial film, wherein a protective layer on the back surface of the transitional substrate can ensure that the transitional substrate is not corroded in the process of etching the substrate and the buffer layer;
(9) Forming a through hole in the high-resistance layer of the corresponding region of the gate electrode of the transitional HEMT epitaxial film by utilizing a photoetching technology, and exposing the GaN channel layer at the position of the through hole, so that the outer edge of the through hole in the high-resistance layer is smaller than the outer edge of the gate electrode;
(10) Sequentially depositing a drain ohmic contact layer and a bonding metal layer on the transitional HEMT epitaxial film with the through holes;
(11) Providing a substrate, depositing a bonding metal layer on the front side of the substrate, manufacturing a drain electrode on the back side of the substrate, and binding the transitional HEMT epitaxial film and the substrate together by using the bonding metal layer;
(12) And removing the transition substrate protective layer, the transition substrate and the bonding layer to obtain the normally-off type vertical structure AlGaN/GaN high electron mobility transistor.
Still further, the substrate is a silicon substrate, a sapphire substrate, a silicon carbide substrate, a gallium nitride substrate, or an aluminum nitride substrate.
Further, the bonding layer is a thermosetting adhesive, a hot-melt adhesive, a photo-curing organic adhesive, paraffin or low-melting-point metal.
Compared with the prior art, the invention has the following beneficial effects:
compared with the conventional AlGaN/GaN high-electron-mobility transistor with the conventional vertical structure, the structure provided by the invention does not need to adopt secondary epitaxy and ion implantation processes, and the interface pollution caused by secondary epitaxy and the adverse effects of lattice damage, complex process, higher cost and the like caused by ion implantation are radically eliminated. Meanwhile, unlike the conventional structure in which GaN doped with Si is used as a vertical conductive channel by ion implantation, the invention adopts metal as the vertical conductive channel, so that lower on-resistance can be obtained.
The outer edge of the through hole in the high-resistance layer is smaller than the outer edge of the gate electrode, and a proper distance is kept between the outer edge of the through hole in the high-resistance layer and the outer edge of the gate electrode, and the optimal size of the distance is close to the thickness of the high-resistance layer, so that when the vertical structure AlGaN/GaN high-electron mobility transistor is subjected to high voltage, electric fields can be uniformly distributed everywhere, but not mainly distributed in the area between the outer edge of the gate electrode and the outer edge of the through hole in the high-resistance layer, and the breakdown voltage of the vertical structure AlGaN/GaN high-electron mobility transistor is remarkably improved.
According to the method for manufacturing the vertical structure AlGaN/GaN high electron mobility transistor, the growth substrate is required to be removed, and the substrate with good electric conduction and heat conduction is selected as the electric conduction and heat dissipation channel, so that on one hand, the substrate with high quality GaN and low price can be selected when the growth substrate is selected, without considering electric conduction and heat conduction properties, such as a sapphire substrate, on the other hand, the substrate can also be made of materials with good electric conduction and heat conduction and low price, such as Cu, cu alloy, si and the like, so that the substrate selection is more flexible, and the comprehensive cost performance of the device is further improved.
Drawings
Fig. 1 is a schematic cross-sectional view of a structure of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to the present invention.
Fig. 2 is a schematic diagram of a manufacturing method step 1 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 3 is a schematic diagram of a manufacturing method step 2 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 4 is a schematic diagram of a manufacturing method step 3 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 5 is a schematic diagram of a manufacturing method step 4 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 6 is a schematic diagram of a manufacturing method step 5 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 7 is a schematic diagram of a manufacturing method step 6 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 8 is a schematic diagram of a manufacturing method step 7 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 9 is a schematic diagram of a manufacturing method step 8 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 10 is a schematic diagram of a manufacturing method step 9 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 11 is a schematic diagram showing a manufacturing method step 10 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 12 is a schematic diagram of a manufacturing method step 11 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Fig. 13 is a schematic diagram showing a manufacturing method step 12 of an AlGaN GaN high electron mobility transistor with a normally-off vertical structure according to embodiment 1 of the present invention.
Illustration of: 100-HEMT epitaxial film, 101-drain electrode, 102-substrate, 103-bond metal layer, 104-drain ohmic contact metal layer, 105-high resistance layer, 106-GaN channel layer, 107-AlN layer, 108-AlGaN barrier layer, 109-P type layer, 110-passivation layer, 111-source electrode, 112-gate electrode, 113-through hole, 114-substrate, 115-buffer layer, 116-bonding layer, 117-transition substrate, 118-protection layer, 200-transition HEMT epitaxial film.
Detailed Description
The invention is further described below with reference to the drawings and examples.
Example 1:
as shown in fig. 1, the structure of the AlGaN/GaN high electron mobility transistor with a normally-off vertical structure according to the present invention includes, in order from bottom to top: a drain electrode 101, a substrate 102, a bonding metal layer 103, a drain ohmic contact metal layer 104, a high-resistance layer 105, a GaN channel layer 106, an AlGaN barrier layer 108, a P-type layer 109, a passivation layer 110, a source electrode 111, and a gate electrode 112, characterized in that: a through hole 113 is formed in the high-resistance layer 105 directly below the gate electrode 112, so that the drain ohmic contact metal layer 104 is communicated with the GaN channel layer 106, a vertical conductive channel is formed, which is electrically conductive by the drain ohmic contact metal layer 104, a two-dimensional electron gas is formed between the GaN channel layer 106 and the AlGaN barrier layer 108, the P-type layer 109 is adjacent to the bottom of the gate electrode 112 and only exists in the region below the gate electrode, and the two-dimensional electron gas below the gate electrode is exhausted to realize the turn-off of the AlGaN/GaN high electron mobility transistor, so that the AlGaN/GaN high electron mobility transistor is in a normally-off structure.
The outer edge of the through hole 113 in the high-resistance layer 105 is smaller than the outer edge of the gate electrode, and the distance between the outer edge of the through hole in the high-resistance layer and the outer edge of the gate electrode is defined as L g ,1μm≤L g Less than or equal to 10 μm, preferably L g The difference from the high resistance layer thickness is less than 1 micron.
An AlN layer 107 is provided between the GaN channel layer 106 and the AlGaN barrier layer 108, and the AlN layer 107 has a thickness of 0 to 5nm, and when the AlN layer 107 has a thickness of 0nm, the AlN layer is removed.
The high-resistance layer 105 is GaN or AlGaN doped with C or Fe, and the thickness of the high-resistance layer 105 is 1-10 mu m.
The P-type layer 109 is P-GaN or P-AlGaN doped with Mg element.
The substrate 102 is a material with good electrical and thermal conductivity, such as Si, ge, cu, cu alloy, but not limited thereto.
The GaN channel layer 106 is an unintentionally doped GaN layer, and has a thickness of 100 nm-500 nm.
The AlGaN barrier layer 108 is Al x Ga (1-x) And the thickness of the N layer is 10 nm-30 nm, wherein x is more than or equal to 0.1 and less than or equal to 0.5.
The invention discloses a manufacturing method of a normally-off type vertical structure AlGaN/GaN high electron mobility transistor, which comprises the following steps:
(1) As shown in fig. 2, a substrate 114 is provided, and a HEMT epitaxial thin film 100 including a buffer layer 115, a high-resistance layer 105, a GaN channel layer 106, an AlN layer 107, an AlGaN barrier layer 108, and a P-type layer 109 is sequentially grown on the substrate 114;
(2) As shown in fig. 3, a P-type layer of an area outside the gate electrode is etched away on the HEMT epitaxial film 100 by a photolithography etching technique;
(3) As shown in fig. 4, a passivation layer 110 is grown on the AlGaN barrier layer 108 and the P-type layer 109;
(4) As shown in fig. 5, the passivation layer 110 at the position where the source electrode 111 is to be formed is etched away by using a photolithography etching technique, and then the source electrode 111 is formed by using a lift-off technique;
(5) As shown in fig. 6, the passivation layer 110 over the P-type layer 109 is etched away using a photolithographic etching technique, after which the gate electrode 112 is fabricated using a lift-off technique;
(6) As shown in fig. 7, an adhesive layer 116 is formed on the surface of the HEMT epitaxial film on which the source electrode 111 and the gate electrode 112 are formed;
(7) As shown in fig. 8, a transition substrate 117 is provided, an adhesive layer 116 is formed on the front surface of the transition substrate, a protective layer 118 is formed on the back surface of the transition substrate, and a HEMT epitaxial film on which the source electrode 111 and the gate electrode 112 are formed is bonded to the transition substrate by the adhesive layer 116;
(8) As shown in fig. 9, the substrate 114 and the buffer layer 115 are etched away to obtain a transitional HEMT epitaxial film 200, and in the process of etching the substrate and the buffer layer, the protective layer 118 on the back surface of the transitional substrate can ensure that the transitional substrate 117 is not corroded;
(9) As shown in fig. 10, a through hole 113 is formed in the high-resistance layer of the region corresponding to the gate electrode 112 of the transitional HEMT epitaxial thin film 200 by using a photolithography etching technique, and the GaN channel layer is exposed at the position of the through hole, so that the outer edge of the through hole in the high-resistance layer is smaller than the outer edge of the gate electrode;
(10) As shown in fig. 11, a drain ohmic contact layer 104 and a bonding metal layer 103 are sequentially deposited on the transitional HEMT epitaxial film on which the through-holes are formed;
(11) As shown in fig. 12, a substrate 102 is provided, a bonding metal layer 103 is deposited on the front surface of the substrate, a drain electrode 101 is manufactured on the back surface of the substrate, and a transitional HEMT epitaxial film and the substrate 102 are bound together by using the bonding metal layer 103;
(12) As shown in fig. 13, the protective layer 118, the transition substrate 117, and the adhesive layer 116 are removed to obtain a normally-off vertical structure AlGaN/GaN high electron mobility transistor.
The substrate 114 is one of a silicon substrate, a sapphire substrate, a silicon carbide substrate, a gallium nitride substrate, or an aluminum nitride substrate.
The adhesive layer 116 is a thermosetting adhesive, a hot-melt adhesive, a photo-curing organic adhesive, paraffin wax or a low-melting metal.
As shown in FIG. 1, the working principle of the AlGaN/GaN high electron mobility transistor structure with the normally-off vertical structure is as follows: when the gate voltage is zero or the gate voltage is lower than the threshold voltage, the two-dimensional electron gas below the gate electrode 112 is depleted, and the AlGaN/GaN high electron mobility transistor is in an off state, representing typical normally-off AlGaN/GaN high electron mobility transistor characteristics; when the gate voltage is greater than the threshold voltage, electrons are transported from the source electrode 111 along the two-dimensional electron gas layer at the interface of the GaN channel layer 106 and the AlGaN barrier layer 108, and when transported over the vertical conductive channel formed of the drain ohmic contact metal, electrons are transported along the vertical conductive channel in the vertical direction and reach the drain electrode 101 due to the lower resistance of the vertical conductive channel compared to the surrounding high resistance layer, at which time the AlGaN/GaN high electron mobility transistor is in an on state, representing a vertical structure AlGaN/GaN high electron mobility transistor through which current flows in the vertical direction.
The foregoing description of the preferred embodiments of the present invention has been presented only in terms of those specific and detailed descriptions, and is not, therefore, to be construed as limiting the scope of the invention. It should be noted that modifications, improvements and substitutions can be made by those skilled in the art without departing from the spirit of the invention, which are all within the scope of the invention. Accordingly, the scope of protection of the present invention is to be determined by the appended claims.

Claims (10)

1. A normally-off high electron mobility transistor comprising, in order from bottom to top: drain electrode, base plate, bonding metal layer, drain ohmic contact metal layer, high resistance layer, gaN channel layer, alGaN barrier layer, P type layer, passivation layer, source electrode and gate electrode, its characterized in that: and a through hole is formed in the high-resistance layer right below the gate electrode, so that the drain ohmic contact metal layer is communicated with the GaN channel layer to form a vertical conductive channel which is conductive by the drain ohmic contact metal layer, two-dimensional electron gas is formed between the GaN channel layer and the AlGaN barrier layer, the P-type layer is close to the bottom of the gate electrode and only exists in the area below the gate electrode, and the turn-off of the AlGaN/GaN high-electron mobility transistor is realized by exhausting the two-dimensional electron gas below the gate electrode to form a normally-off structure.
2. A normally-off high electron mobility transistor according to claim 1, wherein: the outer edge of the through hole in the high-resistance layer is higher than that of the gate electrodeThe outer edge is small, the distance between the outer edge of the through hole in the high-resistance layer and the outer edge of the grid electrode is L g ,1μm≤L g ≤10μm。
3. A normally-off high electron mobility transistor according to claim 2, wherein: l (L) g The difference from the high resistance layer thickness is less than 1 micron.
4. A normally-off high electron mobility transistor according to claim 1, wherein: an AlN layer is arranged between the GaN channel layer and the AlGaN barrier layer, and the thickness of the AlN layer is 0-5 nm.
5. A normally-off high electron mobility transistor according to claim 1, wherein: the high-resistance layer is doped with GaN of a C element or doped with GaN of an Fe element or doped with AlGaN of a C element or doped with AlGaN of an Fe element, and the thickness of the high-resistance layer is 1-10 mu m; the P-type layer is GaN doped with Mg or AlGaN doped with Mg.
6. A normally-off high electron mobility transistor according to claim 1, wherein: the substrate is made of a material with good electric conduction and heat conduction.
7. A normally-off high electron mobility transistor according to claim 6, wherein: the substrate is Si, ge, cu or Cu alloy.
8. A normally-off high electron mobility transistor according to claim 1, wherein: the GaN channel layer is an unintentionally doped GaN layer with the thickness of 100 nm-500 nm, and the AlGaN barrier layer is Al x Ga (1-x) And the thickness of the N layer is 10 nm-30 nm, wherein x is more than or equal to 0.1 and less than or equal to 0.5.
9. The method of manufacturing a normally-off high electron mobility transistor according to any one of claims 1 to 8, comprising the steps of:
(1) Providing a substrate, and sequentially growing HEMT epitaxial films comprising a buffer layer, a high-resistance layer, a GaN channel layer, an AlN layer, an AlGaN barrier layer and a P-type layer on the substrate;
(2) Etching the P-type layer of the area outside the grid electrode to be manufactured on the HEMT epitaxial film by a photoetching technology;
(3) Growing a passivation layer on the AlGaN barrier layer and the P-type layer;
(4) Etching the passivation layer at the position where the source electrode is required to be manufactured by utilizing a photoetching technology, and manufacturing the source electrode by utilizing a stripping technology;
(5) Etching the passivation layer above the P-type layer by using a photoetching technology, and then manufacturing a gate electrode by using a stripping technology;
(6) Manufacturing an adhesive layer on the surface of the HEMT epitaxial film on which the source electrode and the gate electrode are manufactured;
(7) Providing a transition substrate, manufacturing a bonding layer on the front surface of the transition substrate, manufacturing a protective layer on the back surface of the transition substrate, and adhering the HEMT epitaxial film with the source electrode and the gate electrode and the transition substrate together by using the bonding layer;
(8) Etching the substrate and the buffer layer to obtain a transitional HEMT epitaxial film, wherein a protective layer on the back surface of the transitional substrate can ensure that the transitional substrate is not corroded in the process of etching the substrate and the buffer layer;
(9) Forming a through hole in the high-resistance layer of the corresponding region of the gate electrode of the transitional HEMT epitaxial film by utilizing a photoetching technology, and exposing the GaN channel layer at the position of the through hole, so that the outer edge of the through hole in the high-resistance layer is smaller than the outer edge of the gate electrode;
(10) Sequentially depositing a drain ohmic contact layer and a bonding metal layer on the transitional HEMT epitaxial film with the through holes;
(11) Providing a substrate, depositing a bonding metal layer on the front side of the substrate, manufacturing a drain electrode on the back side of the substrate, and binding the transitional HEMT epitaxial film and the substrate together by using the bonding metal layer;
(12) And removing the transition substrate protective layer, the transition substrate and the bonding layer to obtain the normally-off type vertical structure AlGaN/GaN high electron mobility transistor.
10. The method of manufacturing a normally-off high electron mobility transistor according to claim 9, wherein: the substrate is a silicon substrate, a sapphire substrate, a silicon carbide substrate, a gallium nitride substrate or an aluminum nitride substrate; the bonding layer is a thermosetting adhesive, a hot-melt adhesive, a photo-curing organic adhesive, paraffin or low-melting-point metal.
CN202010518624.8A 2020-06-09 2020-06-09 Normally-off high electron mobility transistor and manufacturing method thereof Active CN111863957B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010518624.8A CN111863957B (en) 2020-06-09 2020-06-09 Normally-off high electron mobility transistor and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010518624.8A CN111863957B (en) 2020-06-09 2020-06-09 Normally-off high electron mobility transistor and manufacturing method thereof

Publications (2)

Publication Number Publication Date
CN111863957A CN111863957A (en) 2020-10-30
CN111863957B true CN111863957B (en) 2024-03-19

Family

ID=72986514

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010518624.8A Active CN111863957B (en) 2020-06-09 2020-06-09 Normally-off high electron mobility transistor and manufacturing method thereof

Country Status (1)

Country Link
CN (1) CN111863957B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112420826B (en) * 2020-11-20 2022-09-20 成都挚信电子技术有限责任公司 Vertical pHEMT transistor structure and switch chip
CN115602715B (en) * 2022-11-17 2023-06-30 英诺赛科(苏州)半导体有限公司 Semiconductor device and forming method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008270310A (en) * 2007-04-17 2008-11-06 Toyota Central R&D Labs Inc Group iii nitride compound semiconductor vertical type transistor and its manufacturing method
WO2015175915A1 (en) * 2014-05-15 2015-11-19 The Regents Of The University Of California Trenched vertical power field-effect transistors with improved on-resistance and breakdown voltage

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150270356A1 (en) * 2014-03-20 2015-09-24 Massachusetts Institute Of Technology Vertical nitride semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008270310A (en) * 2007-04-17 2008-11-06 Toyota Central R&D Labs Inc Group iii nitride compound semiconductor vertical type transistor and its manufacturing method
WO2015175915A1 (en) * 2014-05-15 2015-11-19 The Regents Of The University Of California Trenched vertical power field-effect transistors with improved on-resistance and breakdown voltage

Also Published As

Publication number Publication date
CN111863957A (en) 2020-10-30

Similar Documents

Publication Publication Date Title
CN109585545B (en) Enhanced semiconductor device and preparation method thereof
JP4531071B2 (en) Compound semiconductor device
US8933461B2 (en) III-nitride enhancement mode transistors with tunable and high gate-source voltage rating
CN111883588A (en) Sidewall passivation for HEMT devices
KR101092467B1 (en) Enhancement normally off nitride semiconductor device and manufacturing method thereof
US10553697B1 (en) Regrowth method for fabricating wide-bandgap transistors, and devices made thereby
CN110112215B (en) Power device with gate dielectric and etching blocking function structure and preparation method thereof
TWI663635B (en) Semiconductor material growth of a high resistivity nitride buffer layer using ion implantation
CN103715242A (en) Semiconductor apparatus
US11430875B2 (en) Method for manufacturing transistor
US20240088284A1 (en) High electron mobility transistor (hemt) with a back barrier layer
US20230411507A1 (en) Normally-off p-gan gate double channel hemt and the manufacturing method thereof
CN111863957B (en) Normally-off high electron mobility transistor and manufacturing method thereof
JP2010199597A (en) Method of manufacturing compound semiconductor device
JP5415668B2 (en) Semiconductor element
KR101172857B1 (en) Enhancement normally off nitride smiconductor device and manufacturing method thereof
US20070295994A1 (en) Hetero junction bipolar transistor
CN111863959B (en) Vertical structure high electron mobility transistor structure and manufacturing method thereof
CN111933709A (en) Nitride device with high reliability and preparation method thereof
CN111211161A (en) Bidirectional heat-dissipation longitudinal gallium nitride power transistor and preparation method thereof
TWI523148B (en) Method for increasing breakdown voltage of hemt device
TW202109739A (en) Semiconductor device and method of manufacturing the same
CN111863958B (en) Normally-on high electron mobility transistor structure and manufacturing method thereof
CN108352408B (en) Semiconductor device, electronic component, electronic apparatus, and method for manufacturing semiconductor device
CN116190228A (en) Isolation method of compound semiconductor integrated circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant