CN111834476B - Solar cell and preparation method thereof - Google Patents
Solar cell and preparation method thereof Download PDFInfo
- Publication number
- CN111834476B CN111834476B CN202010698523.3A CN202010698523A CN111834476B CN 111834476 B CN111834476 B CN 111834476B CN 202010698523 A CN202010698523 A CN 202010698523A CN 111834476 B CN111834476 B CN 111834476B
- Authority
- CN
- China
- Prior art keywords
- silicon
- layer
- doping
- front surface
- solar cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000002360 preparation method Methods 0.000 title claims abstract description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 97
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 97
- 239000010703 silicon Substances 0.000 claims abstract description 97
- 239000000758 substrate Substances 0.000 claims abstract description 36
- 230000002093 peripheral effect Effects 0.000 claims abstract description 9
- 238000002161 passivation Methods 0.000 claims description 72
- 239000002131 composite material Substances 0.000 claims description 36
- 238000000034 method Methods 0.000 claims description 30
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 claims description 27
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 19
- 238000009792 diffusion process Methods 0.000 claims description 18
- 230000005540 biological transmission Effects 0.000 claims description 16
- 239000011521 glass Substances 0.000 claims description 16
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 claims description 14
- 239000007788 liquid Substances 0.000 claims description 10
- 238000005498 polishing Methods 0.000 claims description 9
- 238000004519 manufacturing process Methods 0.000 claims description 7
- 238000005245 sintering Methods 0.000 claims description 7
- 230000007306 turnover Effects 0.000 claims description 6
- 238000001039 wet etching Methods 0.000 claims description 6
- 230000003213 activating effect Effects 0.000 claims description 4
- 238000004140 cleaning Methods 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 4
- 229910021426 porous silicon Inorganic materials 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 151
- 239000010408 film Substances 0.000 description 64
- 239000010409 thin film Substances 0.000 description 21
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 17
- 229910000040 hydrogen fluoride Inorganic materials 0.000 description 17
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 15
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 13
- 239000000243 solution Substances 0.000 description 12
- 239000005388 borosilicate glass Substances 0.000 description 10
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 9
- 239000002002 slurry Substances 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 7
- 230000003647 oxidation Effects 0.000 description 7
- 238000007254 oxidation reaction Methods 0.000 description 7
- 229910021417 amorphous silicon Inorganic materials 0.000 description 6
- 229910052814 silicon oxide Inorganic materials 0.000 description 6
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 5
- 229910021419 crystalline silicon Inorganic materials 0.000 description 5
- 238000002425 crystallisation Methods 0.000 description 5
- 230000008025 crystallization Effects 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 5
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 229910052796 boron Inorganic materials 0.000 description 4
- 238000005234 chemical deposition Methods 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 238000007650 screen-printing Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 3
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 3
- 229910010413 TiO 2 Inorganic materials 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 229910021424 microcrystalline silicon Inorganic materials 0.000 description 3
- 229910017604 nitric acid Inorganic materials 0.000 description 3
- 238000007639 printing Methods 0.000 description 3
- 230000006798 recombination Effects 0.000 description 3
- 238000005215 recombination Methods 0.000 description 3
- 238000002310 reflectometry Methods 0.000 description 3
- 150000003376 silicon Chemical class 0.000 description 3
- 238000010923 batch production Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 230000002209 hydrophobic effect Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 239000005360 phosphosilicate glass Substances 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000004083 survival effect Effects 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- 238000005406 washing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
- H01L31/182—Special manufacturing methods for polycrystalline Si, e.g. Si ribbon, poly Si ingots, thin films of polycrystalline Si
- H01L31/1824—Special manufacturing methods for microcrystalline Si, uc-Si
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/545—Microcrystalline silicon PV cells
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Photovoltaic Devices (AREA)
Abstract
The invention discloses a solar cell and a preparation method thereof, belongs to the technical field of solar cells, and solves the problems that the yield of the cell is low and the like due to high leakage current of the solar cell in the prior art. The invention provides a solar cell which comprises a silicon substrate, wherein the front surface of the silicon substrate comprises a first surface, the first surface comprises a doped region and an undoped region, the undoped region is distributed in the peripheral region of the doped region, the width of the undoped region is not more than 2mm, and the upper surface of the doped region is provided with a doped layer. The solar cell of the invention has low leakage current.
Description
Technical Field
The invention belongs to the technical field of solar cells, and particularly relates to a solar cell and a preparation method thereof.
Background
Human survival and development are not energy-efficient. Solar energy is one of the most advantageous renewable, high volume, clean energy sources. Crystalline silicon solar cells are a type of semiconductor device that directly converts light energy into electrical energy. Efficient photoelectric conversion and lower use cost are human desires for crystalline silicon solar cells. High efficiency solar cells must have good surface passivation, low surface recombination rates, and thus high open circuit voltage, short circuit current, and conversion efficiency. At present, the surface passivation is mainly of a single-layer or multi-layer dielectric film structure such as silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide and the like. However, after the surface passivation is done, metallization is needed, and the passivation film under the printed metal is inevitably damaged, so that the recombination of the metal contact area is relatively large, and the performances of the battery, such as open-circuit voltage, are reduced. The problem is only alleviated to a certain extent but not eliminated by using point contact electrodes or the like.
In recent years, passivated contacts have attracted much attention in the field of crystalline silicon solar cells, and more efficient passivated contact solar cells have been developed by various research organizations, which mainly use an ultra-thin oxide layer, and grow a doped crystalline silicon thin film on the oxide layer, and then dope the crystalline silicon thin film. The battery can better realize passivation and reduce the recombination brought by metal contact. However, the area of the battery is increasing, the short-circuit current of the high-efficiency battery is increasing, and higher requirements on the electric leakage of the battery are also increasing in order to ensure the reliability of the assembly.
Disclosure of Invention
In view of the above analysis, the present invention aims to provide a solar cell and a method for manufacturing the same, which can solve at least one of the following technical problems: (1) the current leakage current of the existing solar cell is high, so that the yield of the cell is low; (2) the reliability of the solar cell module is low.
The purpose of the invention is mainly realized by the following technical scheme:
in one aspect, the invention provides a solar cell, which comprises a silicon substrate, wherein the front surface of the silicon substrate comprises a first surface, the first surface comprises a doped region and an undoped region, the undoped region is distributed in the peripheral edge region of the doped region, the width of the undoped region is not more than 2mm, and the upper surface of the doped region is provided with a doped layer.
Furthermore, the upper surface of the doped region is a suede surface, and the upper surface of the undoped region is a polished surface.
Furthermore, a first composite passivation film is arranged on the upper surfaces of the undoped region and the doped layer, and a front electrode is arranged on the upper surface of the first composite passivation film.
Furthermore, a passivation dielectric layer, a selective carrier transmission layer, a second composite passivation film and a back electrode are sequentially arranged on the back of the silicon substrate along the direction far away from the silicon substrate.
Further, the passivation dielectric layer is a single-layer film or a laminated film of several films of a silicon oxide layer, an aluminum oxide layer, a titanium oxide layer and a silicon oxynitride layer.
Furthermore, the selective carrier transport layer is a silicon film formed by one or more of a microcrystalline silicon film layer, an amorphous silicon film layer and a polycrystalline silicon film layer.
Further, the conduction type of the doped layer is opposite to or the same as that of the silicon substrate.
In another aspect, the present invention provides a method for manufacturing a solar cell, including the steps of:
s1, providing a silicon substrate, and cleaning and texturing the silicon substrate;
s2, doping the front surface to form a doping layer;
s3, removing the back doping and the doping on the periphery of the front side, and forming an undoped region on the front side;
and S4, removing the residual silicon glass on the front surface.
Further, after S4, the method further includes:
s5, preparing a passivation dielectric layer on the back of the silicon substrate;
s6, preparing a selective carrier transmission layer on the passivation dielectric layer;
s7, back doping, and doping or activating the selective carrier transport layer;
s8, preparing a composite passivation film;
and S9, preparing an electrode and sintering to obtain the solar cell.
Further, the removing the back doping and forming the undoped region on the front surface in S3 includes the following steps:
s31, firstly, the front side of the silicon chip is upward, the silicon chip is placed in a chain type single-side etching device, the back side single-side etching is carried out by adopting HF solution, the liquid level of the solution is ensured to be close to the front surface of the silicon chip, so that the chemical solution is turned over to the periphery of the front side while the silicon glass formed by back side diffusion is removed, the area is not more than 2mm, and at the moment, the silicon glass on the periphery of the front side is thinned or completely etched;
s32, putting the silicon wafer into NaOH or TMAH to polish the back; at this time, the periphery of the front surface is polished at the same time as the back surface is polished, forming an undoped region.
Furthermore, the thickness of the passivation dielectric layer is 0.1 nm-10.0 nm.
Further, the thickness range of the selective carrier transport layer is 10nm-300 nm.
Compared with the prior art, the invention can at least realize one of the following technical effects:
(1) according to the solar cell, the undoped regions are arranged on the edges of the periphery of the front surface of the solar cell, the distance between the edge of the doped layer and the edge of the doped layer (namely the selective carrier transmission layer) on the back surface is increased by the undoped regions, the edges of the doped layer and the doped layer (namely the selective carrier transmission layer) on the back surface are completely disconnected, lower leakage current can be realized, the parallel resistance of the cell is improved, and the yield of the cell can be improved.
(2) The solar cell of the invention has low leakage current, so that the module prepared by the solar cell of the invention has higher reliability.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by the practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and drawings.
Drawings
The drawings are only for purposes of illustrating particular embodiments and are not to be construed as limiting the invention, wherein like reference numerals are used to designate like parts throughout.
FIG. 1 is a schematic structural diagram of a solar cell according to the present invention;
FIG. 2 is a process flow diagram of a method of fabricating a solar cell of the present invention;
FIG. 3 is a schematic view of a structure of the present invention after texturing;
FIG. 4 is a schematic structural diagram of the front doped structure of the present invention;
FIG. 5 is a schematic structural view of the present invention with backside doped and front side borosilicate glass removed;
FIG. 6 is a schematic structural diagram of a passivated dielectric layer according to the invention;
FIG. 7 is a schematic diagram of a structure after a selective carrier transport layer is formed according to the present invention;
fig. 8 is a schematic structural diagram after the composite passivation film is prepared according to the present invention.
Reference numerals are as follows:
the structure comprises a silicon substrate 1, a doped region 1-1, an undoped region 1-2, a doped layer 2, a first composite passivation film 3, a front electrode 4, a passivation dielectric layer 5, a selective carrier transmission layer 6, a second composite passivation film 7 and a back electrode 8.
Detailed Description
A solar cell and a method for fabricating the same will be described in further detail with reference to specific examples, which are provided for purposes of comparison and explanation only, and the present invention is not limited to these examples.
Various structural schematics according to embodiments of the present invention are shown in the figures. The figures are not drawn to scale, wherein certain details are exaggerated and some details may be omitted for clarity of presentation. The shapes of various regions, layers, and relative sizes and positional relationships therebetween shown in the drawings are merely exemplary, and deviations may occur in practice due to manufacturing tolerances or technical limitations, and a person skilled in the art may additionally design regions/layers having different shapes, sizes, relative positions, as actually required.
In the context of the present invention, when a layer/element is referred to as being "on" another layer/element, it can be directly on the other layer/element or intervening layers/elements may be present. In addition, if a layer/element is "on" another layer/element in one orientation, then that layer/element may be "under" the other layer/element when the orientation is reversed.
In the prior art, the peripheral edge of some battery front doped layers is etched back partially, so that the edge reflectivity is higher, but the doped layers still exist. The effect of the battery is not essentially different from the common battery structure, and the short-circuit current of the battery cannot be greatly reduced. Because the edge insulation of such cells is still based on wet etching process to remove the doped emission from the back and side edges. The effect of the conventional process is that the front surface is etched back by the process, which causes the reflectivity of the most edge to be increased a little. The prior art has not been able to completely and better reduce the short circuit current of the battery.
The invention discloses a solar cell, which comprises a silicon substrate 1 as shown in figure 1, wherein the front surface of the silicon substrate 1 comprises a first surface, the first surface comprises a doped region 1-1 and an undoped region 1-2, the undoped region 1-2 is distributed in the peripheral edge region of the doped region 1-1, and the upper surface of the doped region 1-1 is provided with a doped layer 2; the width of the undoped region 1-2 does not exceed 2 mm.
Specifically, the upper surface of the doped region is a textured surface, and the upper surface of the undoped region is a polished surface.
Specifically, the conduction type of the doped layer 2 is the same as or opposite to that of the silicon substrate 1, a first composite passivation film 3 is arranged on the upper surfaces of the undoped region 1-2 and the doped layer 2, and a front electrode 4 is arranged on the upper surface of the first composite passivation film 3; a passivation dielectric layer 5, a selective carrier transmission layer 6, a second composite passivation film 7 and a back electrode 8 are sequentially arranged on the back of the silicon substrate 1 along the direction far away from the silicon substrate 1.
It is noted that if the width of the undoped region 1-2 (width refers to the distance from the outer edge of the first surface to the outer edge of the doped region 1-1) is too small, on one hand, the short-circuit current of the cell cannot be reduced to an optimum value, and on the other hand, the process control is not easy; too large a width results in too much increase in the total area of high reflectivity, resulting in much lower short circuit current of the cell, and thus much lower cell efficiency. Preferably, the width of the undoped region 1-2 is controlled to be 1 to 2mm (e.g., 1.1mm, 1.2mm, 1.3mm, 1.4mm, 1.5mm, 1.6mm, 1.7mm, 1.8mm, 1.9mm, etc.).
Compared with the prior art, the undoped region is arranged on the peripheral edge of the front surface of the solar cell, the distance between the edge of the doped layer and the edge of the back doped layer is increased by the undoped region, the edges of the doped layer and the back doped layer are completely disconnected, lower leakage current can be realized, the parallel resistance of the cell is improved, and the yield of the cell can be improved.
Specifically, the silicon substrate 1 is an n-type silicon substrate or a p-type silicon substrate.
Specifically, the silicon substrate 1 may be a single crystal silicon substrate or a polycrystalline silicon substrate.
Specifically, the passivation dielectric layer 5 may be a single layer film or a stacked layer film of several layers of a silicon oxide layer, an aluminum oxide layer, a titanium oxide layer, and a silicon oxynitride layer.
It should be noted that if the thickness of the passivation dielectric layer 5 is too thick, the tunneling characteristic of the carriers cannot be formed, and a passivation contact structure with good performance cannot be formed; the thickness is too thin, the requirement on the doping amount control of the selective carrier transmission layer is high, the batch production is not facilitated, the doping amount is slightly more, the passivation dielectric layer is easily damaged, and the performance of the passivation contact structure is damaged. Therefore, the thickness of the passivation dielectric layer 5 is controlled to be 0.1 nm-10.0 nm.
Specifically, the selective carrier transport layer 6 may be one or more stacked silicon thin films of a doped microcrystalline silicon thin film layer, an amorphous silicon thin film layer, and a polycrystalline silicon thin film layer.
It should be noted that, the too large thickness of the selective carrier transport layer 6 may reduce the short-circuit current, and further reduce the efficiency of the battery, because the transmittance of the layer is relatively poor, and the layer has a certain absorption to light; the thickness is too small, the requirement on slurry for metal contact is high, because the existing slurry has certain burn-through characteristics, the slurry is easy to burn through due to the fact that the existing slurry is too thin, a passivation dielectric layer is damaged after the slurry burns through, and the voltage, the filling factor and the efficiency of the whole battery are lowered. Therefore, the thickness of the selective carrier transport layer 6 is controlled to be 10 to 300 nm.
Specifically, the first composite passivation film 3 and the second composite passivation film 7 are made of the same material. Illustratively, the composite passivation film may be a silicon oxide SiO 2 Aluminum oxide Al 2 O 3 Titanium oxide TiO 2 Silicon oxynitride SiO x N 1-x A single layer film or a laminated film of several kinds.
Considering that the thickness of the composite passivation film is too thick, the production cost is increased, the production capacity is reduced, and meanwhile, the contact characteristic of metal contact slurry is not facilitated, so that the filling factor and the efficiency are reduced; too thin a thickness may not provide enough hydrogen to passivate the cell. Therefore, the thicknesses of the first composite passivation film 3 and the second composite passivation film 7 are controlled to be 1-300 nm.
Specifically, the selective carrier transport layer 6 may be n-type doped or p-type doped.
The passivation dielectric layer 5 and the selective carrier transport layer 6 may be emitters doped differently from the silicon substrate 1, or may be highly doped back fields doped the same as the silicon substrate 1.
The invention also discloses a preparation method of the solar cell, which comprises the following steps as shown in figure 2:
s1, providing a p-type or n-type silicon substrate 1 with the resistivity of 0.1-20 omega cm, texturing the silicon substrate 1 by NaOH or KOH, wherein the structure after texturing is shown in figure 3, and performing HCl and O 3 、H 2 O 2 And HF, KOH, etc. for surface cleaning.
S2, front doping: the gaseous BCl is adopted on the suede surface of the front side of the silicon substrate 1 3 Or BBr 3 The source is subjected to boron diffusion at 700-1100 ℃ or adopts PH 3 Red phosphorus or B 2 H 6 The plasma source carries out ion implantation and then carries out the doping by the method of 700-1100 ℃ annealing; the structure after front doping is as shown in fig. 4, a doped layer 2 is formed on the textured surface of the front surface of the silicon substrate 1, silica glass is formed above the doped layer 2, and a diffusion layer is formed on the back surface of the silicon substrate 1.
And S3, removing the back doping and forming an undoped region 1-2 on the front surface.
Specifically, the step of removing the back-side doping and forming the undoped region 1-2 on the front-side in S3 includes the following steps:
s301, placing the silicon wafer with the front side upward in chain type wet etching equipment, and adopting HNO 3 Wet etching the back surface by using HF solution, removing a back diffusion layer, placing the back diffusion layer in KOH (or using HF solution with the concentration of less than 1%) to remove porous silicon, and finally removing an HF process tank in the conventional process to retain the silica glass formed on the front surface, and simultaneously properly increasing the liquid level to ensure that proper liquid turnover is generated within 2mm around the front surface, wherein the silica glass around the front surface is obviously thinner or hardly remained than the middle part due to the liquid turnover;
s302, the silicon wafer is put into NaOH or TMAH to polish the back, and meanwhile, because the silicon glass at the periphery of the front is thinner and cannot protect the diffusion layer at the position, the periphery of the front can be polished while the back is polished, and an undoped region 1-2 is formed.
In one possible design, the step of removing the back doping in S3 and forming the undoped region 1-2 on the front surface includes the following steps:
s31, the front side of the silicon chip is upwards placed in a chain type single-side etching device, the back side single-side etching is carried out by adopting HF solution, the liquid level of the solution is ensured to be close to the front surface of the silicon chip, so that the silicon glass formed by back side diffusion is removed, meanwhile, a proper amount of chemical solution can be turned over to the periphery of the front side, the area is not more than 2mm, and the silicon glass on the periphery of the front side becomes very thin or is completely etched.
S32, putting the silicon wafer into NaOH or TMAH to polish the back; meanwhile, because the diffusion layer at the periphery of the front surface cannot be well protected under the condition that the silicon glass at the periphery of the front surface is thinner or is not available, the periphery of the front surface is polished at the same time of back surface polishing, and an undoped region 1-2 is formed.
It should be noted that this scheme is the preferred scheme, mainly because the chemicals that it adopts are relatively few, and whole technology is easier to control, more is favorable to the large-scale batch production of industrialization.
In one possible design, the step of removing the back doping in S3 and forming the undoped region 1-2 on the front side includes the following steps:
s311, firstly, removing the silicon glass along the peripheral edge of the silicon wafer by adopting laser with each wavelength and the wavelength of 1064nm or 1064nm frequency doubled laser to the edge of the front surface,
and S312, putting the silicon wafer into NaOH or TMAH to polish the back, and polishing the periphery of the front while polishing the back to form an undoped region 1-2.
And S4, removing the residual silicon glass on the front surface, and cleaning, as shown in FIG. 5, so as to prepare a passivation dielectric layer later.
Specifically, HF is used to remove the residual silicon glass on the front surface in S4, and HCl and H can be used 2 O 2 、O 3 、NH 3 Further washing with OH and other mixed solutionThe surface was then rendered hydrophobic with HF solution.
And S5, preparing a passivation dielectric layer 5 on the back surface of the silicon substrate, as shown in FIG. 6.
Specifically, in S5, the passivation dielectric layer 5 may be prepared on the back surface of the silicon wafer obtained in S4 by using a low-temperature furnace tube oxidation process, a nitric acid oxidation process, an ozone oxidation process, an ALD, a CVD (such as PECVD, LPCVD), a PVD (such as sputtering, evaporation), and the like.
Specifically, the passivation dielectric layer 5 in S5 may be silicon oxide SiO 2 Aluminum oxide Al 2 O 3 Titanium oxide TiO 2 Or silicon oxynitride SiO x N 1-x The thickness of the passivation dielectric layer 5 is 0.1 nm-10.0 nm;
and S6, preparing and forming a selective carrier transport layer 6 on the passivation dielectric layer 5, as shown in FIG. 7.
Specifically, in S6, the selective carrier transport layer 6 may be one or more stacked silicon thin films of a microcrystalline silicon thin film layer, an amorphous silicon thin film layer, and a polycrystalline silicon thin film layer, and the thickness of the silicon thin film is in a range of 10nm to 300 nm.
Specifically, in S6, the selective carrier transport layer 6 may be deposited by a Low Pressure Chemical Vapor Deposition (LPCVD) method or a Plasma Enhanced Chemical Vapor Deposition (PECVD) method.
Specifically, in S6, the selective carrier transport layer 6 may be an undoped intrinsic silicon thin film or an in-situ doped but unactivated silicon thin film.
S7, back doping: the selective carrier transport layer 6 is doped or activated.
Specifically, in S7, if the selective carrier transport layer 6 is an undoped intrinsic silicon thin film, an ion implanter is used for implantation, and then an annealing method is used to activate the doped impurities, so as to really realize doping of the selective carrier transport layer 6, and perform crystallization, thereby further improving the performance of the silicon thin film.
Specifically, in S7, if the selective carrier transport layer 6 is an in-situ doped but inactivated silicon thin film, high-temperature annealing is performed to activate impurities and achieve true doping, and crystallization of the silicon thin film is achieved, so as to further improve the performance of the silicon thin film.
And S8, preparing the composite passivation film as shown in FIG. 8.
Specifically, in S8, a composite passivation film is deposited on the surfaces of the selective carrier transport layer 6 and the front doped layer 2 by using a tube or plate Plasma Enhanced Chemical Vapor Deposition (PECVD) or ALD.
Specifically, in S8, the composite passivation film may be silicon oxide SiO 2 Aluminum oxide Al 2 O 3 Titanium oxide TiO 2 Silicon oxynitride SiO x N 1-x The thickness of the composite passivation film is 1-300 nm.
And S9, preparing an electrode and sintering to obtain the solar cell, as shown in figure 1.
Specifically, in S9, a metal contact paste is printed by screen printing, and then sintering is performed to prepare the front electrode 4 and the back electrode 8, so as to obtain the solar cell.
Example 1
The embodiment discloses a solar cell and a preparation method thereof, and the structure of the solar cell of the embodiment is shown in fig. 1.
In the preparation method of the embodiment, the silicon substrate 1 is an n-type silicon wafer, the front doping is boron diffusion, and the furnace tube oxidation is used for preparing silicon dioxide (SiO) 2 ) The passivation dielectric layer 5 and the selective carrier transmission layer 6 are intrinsic polycrystalline silicon, P is injected into the selective carrier transmission layer 6 in an ion injection mode to realize doping, and a flow chart of the whole preparation method is shown in fig. 2. The method comprises the following specific steps:
front doping: selecting an n-type monocrystalline silicon wafer with the resistivity of 0.1-20 omega · cm, and firstly placing the n-type monocrystalline silicon wafer in a texturing groove for surface texturing to form a textured structure, as shown in figure 3; then, the textured silicon wafer is placed in a boron (B) diffusion furnace tube to prepare a p + doped layer 2, and borosilicate glass is formed on the front surface, as shown in fig. 4.
Removing the back doping: when the front side is doped, the gaseous diffusion source can also diffuse to the back side, so that doping is formed on the back side, therefore, the doped silicon wafer needs to be placed in a wet etching machine to remove the back side doping layer, and borosilicate glass formed by doping on the front side is reserved, but at the moment, the borosilicate glass on the periphery of the front side is obviously thinner than that in the middle due to liquid turnover; polishing the back surface by NaOH, wherein the borosilicate glass in the peripheral region of the front surface is thin, so that the doped layer at the peripheral region cannot be protected, and the periphery of the front surface can be polished while polishing the back surface to form an undoped region 1-2; and finally, removing the residual borosilicate glass on the front surface by adopting HF (hydrogen fluoride) so as to be convenient for preparing a passivation dielectric layer later. The structure schematic diagram is shown in fig. 5.
Preparing a passivation dielectric layer: growing a layer of 1.5nm silicon dioxide (SiO) on the back surface by adopting a furnace tube oxidation mode 2 ) And passivating the dielectric layer 5 as shown in fig. 6.
Preparing a selective carrier transport layer: an undoped intrinsic polysilicon thin film having a thickness of 120nm was grown at a temperature of 610 c in a low pressure chemical deposition (LPCVD) apparatus, as shown in fig. 7.
Back doping: p ion implantation is carried out on the polycrystalline silicon film of the selective carrier transmission layer 6 by an ion implanter; and then activating at 870 ℃ to realize doping of the back, and simultaneously, carrying out crystallization heat treatment on the polycrystalline silicon film grown by LPCVD at the high temperature to further improve the performance of the film.
Preparing a composite passivation film: an oxide layer growing on the surface of the silicon wafer after the back side is doped by using an HF solution is removed, then a second composite passivation film 7 (the composite passivation film is a laminated film of aluminum oxide and silicon nitride) is grown on the selective carrier transmission layer 6 under the process condition of 460 ℃ by using a tubular Plasma Enhanced Chemical Vapor Deposition (PECVD), and a first composite passivation film 3 is grown on the doping layer 2 on the front side, as shown in FIG. 8. Wherein the thickness of the composite passive film is 120 nm.
Preparing an electrode: and printing metal contact slurry on the front surface and the back surface of the silicon wafer by adopting a screen printing mode, and preparing a front electrode 4 and a back electrode 8 by adopting a sintering process to obtain the solar cell, wherein the solar cell is shown in figure 1.
The performance parameters of the undoped solar cell prepared in this example and the ordinary solar cell are compared, and are shown in table 1 below:
table 1 properties of example 1 and general solar cell
Example 2
The embodiment discloses a solar cell and a preparation method thereof, and the structure of the solar cell of the embodiment is the same as that of the embodiment 1. The difference lies in that: in the preparation method of this example, silicon dioxide (SiO) is prepared by a chemical method of nitric acid oxidation 2 ) The passivation dielectric layer 5 and the selective carrier transmission layer 6 are P-doped amorphous silicon and intrinsic polycrystalline silicon laminated silicon thin films. The method comprises the following specific steps:
front doping: selecting an n-type monocrystalline silicon wafer with the resistivity of 0.1-20 omega-cm, and firstly placing the n-type monocrystalline silicon wafer in a texturing groove for surface texturing to form a textured structure, as shown in figure 3; then, the textured silicon wafer is placed in a boron (B) diffusion furnace tube to prepare a p + doped layer 2, and borosilicate glass is formed on the front surface, as shown in fig. 4.
Removing the back doping: firstly, single-side etching is carried out on a silicon wafer to remove borosilicate glass formed by back diffusion, and then the silicon wafer is put into TMAH to polish the back; meanwhile, due to liquid turnover, borosilicate glass at the periphery of the front side is thinner, a doped layer at the periphery of the front side cannot be protected, and the periphery of the front side can be polished while the back side is polished to form an undoped region 1-2; and finally, removing the residual borosilicate glass on the front surface by adopting HF (hydrogen fluoride), so as to be convenient for preparing a passivation dielectric layer later. The schematic structure is shown in fig. 5.
Preparing a passivation dielectric layer: growing a layer of 1.2nm silicon dioxide (SiO) on the back surface by adopting a chemical mode of nitric acid oxidation 2 ) And passivating the dielectric layer 5 as shown in fig. 6.
Preparing a selective carrier transport layer: in a Plasma Enhanced Chemical Vapor Deposition (PECVD) apparatus, a 60nm P-doped amorphous silicon film is grown on the surface of the passivation dielectric layer 5, and then a 50nm undoped intrinsic polysilicon film is grown on the surface thereof, as shown in fig. 7.
Back doping: the doping source in the in-situ doped silicon film is activated at 900 ℃ to realize the doping of the back surface, and simultaneously, the crystallization heat treatment is carried out on the amorphous silicon and polycrystalline silicon films grown by LPCVD at the high temperature, so that the performance of the film is further improved.
Preparing a composite passivation film: an oxide layer growing on the surface of the silicon wafer after back doping is removed by using an HF solution, and then a first composite passivation film 3 and a second composite passivation film 7 (the composite passivation films are laminated films of aluminum oxide and silicon nitride) are respectively grown on the back selective carrier transport layer 6 and the front doping layer 2 by a tubular Plasma Enhanced Chemical Vapor Deposition (PECVD) method, as shown in FIG. 8. Wherein the thickness of the composite passive film is 50 nm.
Preparing an electrode: and printing metal contact slurry on the front surface and the back surface of the silicon wafer by adopting a screen printing mode, and preparing a front electrode 4 and a back electrode 8 by adopting a sintering process to obtain the solar cell, wherein the solar cell is shown in figure 1.
Example 3
The embodiment discloses a solar cell and a preparation method thereof, and the structure of the solar cell of the embodiment is the same as that of the embodiment 1. The difference lies in that: in the preparation method of the embodiment, the silicon substrate 1 is a p-type silicon wafer, the front doping is phosphorus diffusion, and a layer of silicon oxynitride (SiO) is prepared by low pressure chemical deposition (LPCVD) x N 1-x ) The selective carrier transmission layer is an intrinsic undoped polysilicon thin film, and the selective carrier transmission layer is subjected to B doping in an ion injection mode. The method comprises the following specific steps:
front doping: selecting a p-type monocrystalline silicon wafer with the resistivity of 0.1-20 omega cm, and firstly placing the p-type monocrystalline silicon wafer into a texturing groove for surface texturing to form a textured structure, wherein the textured structure is shown in a figure 3; then, the textured silicon wafer is placed in a phosphorus (P) diffusion furnace tube to prepare an n + doped layer 2, and meanwhile, phosphosilicate glass is formed on the front surface, as shown in fig. 4.
Removing back doping: firstly, removing phosphorosilicate glass on the edge of the front side by adopting laser, then putting a silicon wafer into NaOH to polish the back side, and polishing the periphery of the front side while polishing the back side to form an undoped region 1-2; and finally, removing the residual phosphorosilicate glass on the front surface by adopting HF (hydrogen fluoride), so as to be convenient for preparing a passivation dielectric layer later. The structure schematic diagram is shown in fig. 5.
Preparing a passivation dielectric layer: in-situ growth of a layer of 2.0nm silicon oxynitride (SiO) in a low pressure chemical deposition (LPCVD) apparatus x N 1-x ) And passivating the dielectric layer 5 as shown in fig. 6.
Preparing a selective carrier transport layer: after growing the passivation dielectric layer 5 in a low pressure chemical deposition (LPCVD) apparatus, a 60nm polysilicon film was grown in the same apparatus at a temperature of 620 c, as shown in fig. 7.
Back doping: b ion implantation is carried out on the polycrystalline silicon film of the selective carrier transmission layer by an ion implanter; and activating the film at 950 ℃ to realize back doping, and simultaneously realizing crystallization heat treatment on the polycrystalline silicon film grown by LPCVD at high temperature, thereby further improving the performance of the film.
Preparing a composite passivation film: an oxide layer growing on the surface of the silicon wafer after the back side doping is removed by using an HF solution, and then a first composite passivation film 3 and a second composite passivation film 7 (the composite passivation films are laminated films of aluminum oxide and silicon nitride) are respectively grown on the selective carrier transport layer 6 on the back side and the front side doping layer 2 by a tubular Plasma Enhanced Chemical Vapor Deposition (PECVD) method, as shown in FIG. 8. Wherein the thickness of the composite passive film is 80 nm.
Preparing an electrode: and printing metal contact slurry on the front surface and the back surface of the silicon wafer by adopting a screen printing mode, and preparing a front electrode 4 and a back electrode 8 by adopting a sintering process to obtain the solar cell, wherein the solar cell is shown in figure 1.
As can be seen from table 1, the undoped region is disposed at the edge around the front surface of the solar cell, and the undoped region increases the distance between the edge of the doped layer and the edge of the doped layer on the back surface, so as to ensure that the edge of the doped layer and the edge of the doped layer on the back surface are completely disconnected, thereby realizing lower leakage current, improving the parallel resistance of the cell, and improving the yield of the cell.
The above description is only for the preferred embodiment of the present invention, but the scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention are included in the scope of the present invention.
Claims (2)
1. A method for manufacturing a solar cell, comprising:
s1, providing a silicon substrate (1), and cleaning and texturing the silicon substrate (1);
s2, doping the front surface of the silicon substrate (1) in a diffusion or ion implantation mode to form a doped layer (2), and forming silicon glass above the doped layer (2);
s3, removing the back doping and the doping on the periphery of the front side, and forming an undoped region (1-2) on the front side;
s4, removing the residual silicon glass on the front surface;
s5, preparing a passivation dielectric layer (5) on the back of the silicon substrate; s6, preparing a selective carrier transmission layer (6) on the passivation dielectric layer (5);
s7, back doping, and doping or activating the selective carrier transport layer (6);
s8, preparing a composite passivation film;
s9, preparing an electrode and sintering to obtain the solar cell;
removing the back doping in the step S3, and forming an undoped region (1-2) on the front surface includes the following steps:
s301, placing the silicon wafer with the front side upward in chain type wet etching equipment, and adopting HNO 3 Wet etching the back surface by HF solution to remove the back diffusion layer, placing the back surface in KOH or HF solution with the concentration of less than 1% to remove porous silicon, and finally removing an HF process tank in the conventional process to retain the silica glass formed on the front surface, and simultaneously increasing the liquid level by a proper amount to generate a proper amount of turnover liquid within 2mm around the front surface, wherein the silica glass around the front surface is obviously thinner or hardly remains than the middle part due to turnover liquid;
s302, the silicon wafer is put into NaOH or TMAH to polish the back, and meanwhile, because the silicon glass on the periphery of the front is thinner and cannot protect the diffusion layer, the periphery of the front can be polished while the back is polished to form an undoped region (1-2);
alternatively, the step of removing the back side doping and forming the undoped region (1-2) on the front side in S3 includes the steps of:
s311, firstly, removing the silicon glass along the peripheral edge of the silicon wafer by adopting laser with each wavelength and the wavelength of 1064nm or 1064nm frequency doubled laser to the edge of the front surface,
and S312, putting the silicon wafer into NaOH or TMAH to polish the back surface, and polishing the periphery of the front surface while polishing the back surface to form an undoped region (1-2).
2. The preparation method of the solar cell according to claim 1, wherein the thickness of the passivation dielectric layer (5) is 0.1nm to 10.0 nm.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010698523.3A CN111834476B (en) | 2020-07-20 | 2020-07-20 | Solar cell and preparation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010698523.3A CN111834476B (en) | 2020-07-20 | 2020-07-20 | Solar cell and preparation method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111834476A CN111834476A (en) | 2020-10-27 |
| CN111834476B true CN111834476B (en) | 2022-08-23 |
Family
ID=72924387
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010698523.3A Active CN111834476B (en) | 2020-07-20 | 2020-07-20 | Solar cell and preparation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111834476B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113629162A (en) * | 2021-08-31 | 2021-11-09 | 晶澳（扬州）太阳能科技有限公司 | Silicon-based solar cell unit and manufacturing method thereof |
| CN113629171A (en) * | 2021-08-31 | 2021-11-09 | 晶澳（扬州）太阳能科技有限公司 | Silicon-based solar cell unit and manufacturing method thereof |
| CN113629170A (en) * | 2021-08-31 | 2021-11-09 | 晶澳（扬州）太阳能科技有限公司 | Method for producing silicon-based solar cell and silicon-based solar cell |
| CN114628534A (en) * | 2022-03-14 | 2022-06-14 | 天合光能股份有限公司 | Passivated contact solar cell and solar cell string |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20100067421A (en) * | 2008-12-11 | 2010-06-21 | 에스티엑스 솔라주식회사 | a Fabrication Method Of a Solar Cell and a Solar Cell Fabricated Thereby |
| CN110168742A (en) * | 2016-12-22 | 2019-08-23 | 荷兰应用自然科学研究组织 Tno | Method for manufacturing the photovoltaic cell with the passivation contact of back side polysilicon |
| CN110571304A (en) * | 2019-08-08 | 2019-12-13 | 江西展宇新能源股份有限公司 | Manufacturing method of passivated contact double-sided solar cell |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102008056456A1 (en) * | 2008-11-07 | 2010-06-17 | Centrotherm Photovoltaics Technology Gmbh | Process for producing a solar cell with a two-stage doping |
| US8669169B2 (en) * | 2010-09-01 | 2014-03-11 | Piquant Research Llc | Diffusion sources from liquid precursors |
| TWI543391B (en) * | 2015-04-09 | 2016-07-21 | 新日光能源科技股份有限公司 | Solar cell and fabrication method thereof |
-
2020
- 2020-07-20 CN CN202010698523.3A patent/CN111834476B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20100067421A (en) * | 2008-12-11 | 2010-06-21 | 에스티엑스 솔라주식회사 | a Fabrication Method Of a Solar Cell and a Solar Cell Fabricated Thereby |
| CN110168742A (en) * | 2016-12-22 | 2019-08-23 | 荷兰应用自然科学研究组织 Tno | Method for manufacturing the photovoltaic cell with the passivation contact of back side polysilicon |
| CN110571304A (en) * | 2019-08-08 | 2019-12-13 | 江西展宇新能源股份有限公司 | Manufacturing method of passivated contact double-sided solar cell |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111834476A (en) | 2020-10-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111834476B (en) | Solar cell and preparation method thereof | |
| WO2024109293A1 (en) | Double-sided tunneling silicon oxide passivated back-contact solar cell and manufacturing method therefor | |
| CN108963005B (en) | Novel composite-structure full-back-face heterojunction solar cell and preparation method | |
| CN116525708B (en) | Front-side wide band gap doped combined passivation back contact solar cell and preparation method thereof | |
| WO2022100081A1 (en) | Highly efficient solar battery and preparation method therefor | |
| CN101567408B (en) | Method for manufacturing photoelectric conversion device | |
| EP4293729A1 (en) | Method for preparing solar cell and solar cell, photovoltaic module | |
| CN109616528B (en) | Preparation method of selective emitter of solar cell | |
| CN114242801A (en) | HBC solar cell with back passivation contact structure and preparation method thereof | |
| WO2022142343A1 (en) | Solar cell and preparation method therefor | |
| WO2024114031A1 (en) | Back contact cell, fabrication method therefor, and photovoltaic module | |
| CN213519984U (en) | Solar cell | |
| WO2023123814A1 (en) | Ibc solar cell and preparation method therefor | |
| CN114005888A (en) | Solar cell and preparation method thereof | |
| CN113113510A (en) | P-type double-sided PERC solar cell and preparation method and application thereof | |
| CN115084314A (en) | IBC solar cell preparation method of TOPCon passivation contact structure | |
| CN116247123A (en) | Preparation method of P-type back tunneling oxidation passivation contact solar cell | |
| CN110931603A (en) | Solar cell and preparation method thereof | |
| WO2022156101A1 (en) | Solar cell stack passivation structure and preparation method therefor | |
| CN212848426U (en) | Solar cell | |
| CN116914033B (en) | Preparation method of double-sided TOPCON battery | |
| CN211654834U (en) | High-efficiency P-type crystalline silicon solar cell | |
| CN111697110A (en) | Heterojunction solar cell and manufacturing method thereof | |
| CN218585997U (en) | Solar cell of P-type silicon | |
| CN115692516A (en) | Novel TOPCON battery and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |