CN111615700B - 运算电路 - Google Patents

运算电路 Download PDF

Info

Publication number
CN111615700B
CN111615700B CN201880085302.XA CN201880085302A CN111615700B CN 111615700 B CN111615700 B CN 111615700B CN 201880085302 A CN201880085302 A CN 201880085302A CN 111615700 B CN111615700 B CN 111615700B
Authority
CN
China
Prior art keywords
circuit
value
real
lut
values
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201880085302.XA
Other languages
English (en)
Chinese (zh)
Other versions
CN111615700A (zh
Inventor
川合健治
粟田亮
武井和人
饭塚公昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Entiti Corp
Ntt Innovative Devices Co ltd
Original Assignee
Ntt Innovative Devices Co ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ntt Innovative Devices Co ltd, Nippon Telegraph and Telephone Corp filed Critical Ntt Innovative Devices Co ltd
Publication of CN111615700A publication Critical patent/CN111615700A/zh
Application granted granted Critical
Publication of CN111615700B publication Critical patent/CN111615700B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/4806—Computations with complex numbers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • Databases & Information Systems (AREA)
  • Algebra (AREA)
  • Complex Calculations (AREA)
  • Nonlinear Science (AREA)
CN201880085302.XA 2018-01-05 2018-12-18 运算电路 Active CN111615700B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2018000451A JP6995629B2 (ja) 2018-01-05 2018-01-05 演算回路
JP2018-000451 2018-01-05
PCT/JP2018/046495 WO2019135354A1 (ja) 2018-01-05 2018-12-18 演算回路

Publications (2)

Publication Number Publication Date
CN111615700A CN111615700A (zh) 2020-09-01
CN111615700B true CN111615700B (zh) 2023-12-08

Family

ID=67144123

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880085302.XA Active CN111615700B (zh) 2018-01-05 2018-12-18 运算电路

Country Status (4)

Country Link
US (2) US11360741B2 (https=)
JP (1) JP6995629B2 (https=)
CN (1) CN111615700B (https=)
WO (1) WO2019135354A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6863907B2 (ja) * 2018-01-05 2021-04-21 日本電信電話株式会社 演算回路
US11403068B2 (en) * 2020-08-24 2022-08-02 Xilinx, Inc. Efficient hardware implementation of the exponential function using hyperbolic functions
CN114968172B (zh) * 2022-04-13 2025-10-28 深圳云豹智能股份有限公司 查找表电路、芯片及计算机设备

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5226002A (en) * 1991-06-28 1993-07-06 Industrial Technology Research Institute Matrix multiplier circuit
JPH08186525A (ja) * 1994-12-28 1996-07-16 Nitsuko Corp エコーサプレッサ回路
US5847980A (en) * 1995-09-12 1998-12-08 Matsushita Electric Industrial Co., Ltd. Product-summing arithmetic circuit
US6018754A (en) * 1996-04-10 2000-01-25 United Microelectronics Corp. Apparatus for filtering a signal utilizing recursion and decimation
JP2000132539A (ja) * 1998-10-28 2000-05-12 Matsushita Electric Ind Co Ltd 演算装置
CN1290367A (zh) * 1998-02-05 2001-04-04 英泰利克斯公司 基于n元组或随机存取存储器的神经网络分类系统和方法
US6477203B1 (en) * 1998-10-30 2002-11-05 Agilent Technologies, Inc. Signal processing distributed arithmetic architecture
JP2003178537A (ja) * 2001-12-12 2003-06-27 Sharp Corp 信号評価装置および信号評価方法
JP2003337695A (ja) * 2002-05-22 2003-11-28 Fuji Xerox Co Ltd 演算装置及び方法
US6704762B1 (en) * 1998-08-28 2004-03-09 Nec Corporation Multiplier and arithmetic unit for calculating sum of product
JP2004171263A (ja) * 2002-11-20 2004-06-17 Sharp Corp 演算装置
JP2004265346A (ja) * 2003-03-04 2004-09-24 Sony Corp 離散コサイン変換装置および逆離散コサイン変換装置
CN1928982A (zh) * 2005-09-06 2007-03-14 恩益禧电子股份有限公司 包含具有校正电路的控制器驱动器的显示设备及驱动方法
CN102640184A (zh) * 2009-10-20 2012-08-15 苹果公司 用于图像信号处理的时域滤波技术
JP2012169926A (ja) * 2011-02-15 2012-09-06 Fujitsu Ltd Ｃｒｃ演算回路
CN102681815A (zh) * 2012-05-11 2012-09-19 深圳市清友能源技术有限公司 用加法器树状结构的有符号乘累加算法的方法
US9489482B1 (en) * 2015-06-15 2016-11-08 International Business Machines Corporation Reliability-optimized selective voltage binning
CN106547515A (zh) * 2015-09-18 2017-03-29 三星电子株式会社 用于执行算术运算的方法和处理设备
CN107533540A (zh) * 2015-04-02 2018-01-02 韩锡镇 非线性数据的平均计算装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4970674A (en) * 1988-03-10 1990-11-13 Rockwell International Corporation Programmable windowing FFT device with reduced memory requirements
US6989843B2 (en) * 2000-06-29 2006-01-24 Sun Microsystems, Inc. Graphics system with an improved filtering adder tree
US7007052B2 (en) * 2001-10-30 2006-02-28 Texas Instruments Incorporated Efficient real-time computation
US6982662B2 (en) * 2003-03-06 2006-01-03 Texas Instruments Incorporated Method and apparatus for efficient conversion of signals using look-up table
US20050201457A1 (en) 2004-03-10 2005-09-15 Allred Daniel J. Distributed arithmetic adaptive filter and method
KR20120077164A (ko) * 2010-12-30 2012-07-10 삼성전자주식회사 Ｓｉｍｄ 구조를 사용하는 복소수 연산을 위한 사용하는 장치 및 방법
US20130185345A1 (en) * 2012-01-16 2013-07-18 Designart Networks Ltd Algebraic processor
US8930433B2 (en) * 2012-04-24 2015-01-06 Futurewei Technologies, Inc. Systems and methods for a floating-point multiplication and accumulation unit using a partial-product multiplier in digital signal processors
JP6863907B2 (ja) * 2018-01-05 2021-04-21 日本電信電話株式会社 演算回路

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5226002A (en) * 1991-06-28 1993-07-06 Industrial Technology Research Institute Matrix multiplier circuit
JPH08186525A (ja) * 1994-12-28 1996-07-16 Nitsuko Corp エコーサプレッサ回路
US5847980A (en) * 1995-09-12 1998-12-08 Matsushita Electric Industrial Co., Ltd. Product-summing arithmetic circuit
US6018754A (en) * 1996-04-10 2000-01-25 United Microelectronics Corp. Apparatus for filtering a signal utilizing recursion and decimation
CN1290367A (zh) * 1998-02-05 2001-04-04 英泰利克斯公司 基于n元组或随机存取存储器的神经网络分类系统和方法
US6704762B1 (en) * 1998-08-28 2004-03-09 Nec Corporation Multiplier and arithmetic unit for calculating sum of product
JP2000132539A (ja) * 1998-10-28 2000-05-12 Matsushita Electric Ind Co Ltd 演算装置
US6477203B1 (en) * 1998-10-30 2002-11-05 Agilent Technologies, Inc. Signal processing distributed arithmetic architecture
JP2003178537A (ja) * 2001-12-12 2003-06-27 Sharp Corp 信号評価装置および信号評価方法
JP2003337695A (ja) * 2002-05-22 2003-11-28 Fuji Xerox Co Ltd 演算装置及び方法
JP2004171263A (ja) * 2002-11-20 2004-06-17 Sharp Corp 演算装置
JP2004265346A (ja) * 2003-03-04 2004-09-24 Sony Corp 離散コサイン変換装置および逆離散コサイン変換装置
CN1928982A (zh) * 2005-09-06 2007-03-14 恩益禧电子股份有限公司 包含具有校正电路的控制器驱动器的显示设备及驱动方法
CN102640184A (zh) * 2009-10-20 2012-08-15 苹果公司 用于图像信号处理的时域滤波技术
JP2012169926A (ja) * 2011-02-15 2012-09-06 Fujitsu Ltd Ｃｒｃ演算回路
CN102681815A (zh) * 2012-05-11 2012-09-19 深圳市清友能源技术有限公司 用加法器树状结构的有符号乘累加算法的方法
CN107533540A (zh) * 2015-04-02 2018-01-02 韩锡镇 非线性数据的平均计算装置
US9489482B1 (en) * 2015-06-15 2016-11-08 International Business Machines Corporation Reliability-optimized selective voltage binning
CN106547515A (zh) * 2015-09-18 2017-03-29 三星电子株式会社 用于执行算术运算的方法和处理设备

Also Published As

Publication number Publication date
JP6995629B2 (ja) 2022-01-14
JP2019121171A (ja) 2019-07-22
WO2019135354A1 (ja) 2019-07-11
US11360741B2 (en) 2022-06-14
US12386591B2 (en) 2025-08-12
US20210064342A1 (en) 2021-03-04
CN111615700A (zh) 2020-09-01
US20220100472A1 (en) 2022-03-31

Similar Documents

Publication Publication Date Title
US12386591B2 (en) Arithmetic circuit
Chervyakov et al. An approximate method for comparing modular numbers and its application to the division of numbers in residue number systems
Balajishanmugam High-performance computing based on residue number system: a review
US4293922A (en) Device for multiplying binary numbers
US10216481B2 (en) Digit recurrence division with scaling and digit selection using intermediate value
Niederreiter et al. Halton-type sequences from global function fields
JP2822399B2 (ja) 対数関数演算装置
CN111630509B (zh) 执行积和运算的运算电路
US5574677A (en) Adaptive non-restoring integer divide apparatus with integrated overflow detect
CN109379191B (zh) 一种基于椭圆曲线基点的点乘运算电路和方法
US5493522A (en) Fast arithmetic modulo divider
JP2019121171A5 (https=)
JPH05158659A (ja) 乗算器
RU2559771C2 (ru) Устройство для основного деления модулярных чисел
Kiran et al. A scalable approach to performing multiplication and matrix dot-products in unary
US12531723B2 (en) Architecture for number theoretic transform and inverse number theoretic transform
Selianinau An efficient implementation of the CRT algorithm based on an interval-index characteristic and minimum-redundancy residue code
Piestrak Design of multi-residue generators using shared logic
US20260037218A1 (en) Reconfigurable butterfly architecture
US20250335155A1 (en) Dilithium modular reduction architecture
JP4293665B2 (ja) 剰余乗算装置
RU2804380C1 (ru) Конвейерный вычислитель
Bello et al. A MRC Based RNS to binary converter using the moduli set {22n+ 1-1, 2n-1, 22n-1}
US20260010490A1 (en) Memory conflict resolution for dilithium cryptography
Ramírez Simple and Linear Fast Adder of Multiple Inputs and Its Implementation in a Compute-In-Memory Architecture

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Kanagawa, Japan

Applicant after: NTT Innovative Devices Co.,Ltd.

Applicant after: NIPPON TELEGRAPH AND TELEPHONE Corp.

Address before: Kanagawa County, Japan

Applicant before: NTT Electronics Corp.

Applicant before: NIPPON TELEGRAPH AND TELEPHONE Corp.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: Kanagawa, Japan

Patentee after: NTT Innovative Devices Co.,Ltd.

Country or region after: Japan

Patentee after: Entiti Corp.

Address before: Kanagawa, Japan

Patentee before: NTT Innovative Devices Co.,Ltd.

Country or region before: Japan

Patentee before: NIPPON TELEGRAPH AND TELEPHONE Corp.

CP03 Change of name, title or address