CN111477140A - Novel power-saving display screen architecture and driving method - Google Patents

Novel power-saving display screen architecture and driving method Download PDF

Info

Publication number
CN111477140A
CN111477140A CN202010270351.XA CN202010270351A CN111477140A CN 111477140 A CN111477140 A CN 111477140A CN 202010270351 A CN202010270351 A CN 202010270351A CN 111477140 A CN111477140 A CN 111477140A
Authority
CN
China
Prior art keywords
sub
pixels
pixel
line
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010270351.XA
Other languages
Chinese (zh)
Inventor
熊克
谢建峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujian Huajiacai Co Ltd
Original Assignee
Fujian Huajiacai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujian Huajiacai Co Ltd filed Critical Fujian Huajiacai Co Ltd
Priority to CN202010270351.XA priority Critical patent/CN111477140A/en
Publication of CN111477140A publication Critical patent/CN111477140A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

The invention discloses a new display screen architecture for saving power consumption, which comprises: the pixel structure comprises a plurality of pixel units and two Demux lines, wherein each pixel unit comprises a plurality of sub-pixels, a plurality of gate lines, eight data lines and four source lines. The pixel unit comprises a plurality of sub-pixels, the sub-pixels of the pixel unit are arranged in an array mode and comprise a plurality of rows of sub-pixels, the sub-pixels of each pixel unit are divided into eight rows of sub-pixel pairs, and each row of sub-pixel pairs comprises two rows of sub-pixels. A data line is arranged in the middle of each column of sub-pixel pairs, each data line is connected with a TFT switch, eight TFT switches are formed in total, and all the TFT switches are divided into two groups. Each row of sub-pixels comprises an upper gate line and a lower gate line. Above-mentioned technical scheme will reduce the quantity of source line by a wide margin, has reduced the length of Y axle, has also practiced thrift the cost of manufacture this moment, has reduced the consumption when showing simultaneously, promotes the display quality of display screen.

Description

Novel power-saving display screen architecture and driving method
Technical Field
The invention relates to the field of display screens, in particular to a novel display screen framework capable of saving power consumption and a driving method.
Background
The design of the display screen with the narrow frame and the full screen is mainstream, with the wide popularization of the display screen, from the aspect of screen occupation ratio, the initial generation iPhone screen occupation ratio in 2007 is only about 50%, in the following years, the mobile phone screen occupation ratio is continuously improved, but the improvement range is not large.
Disclosure of Invention
Therefore, it is desirable to provide a new display screen architecture and a driving method for saving power consumption, which solve the problem of small screen occupation ratio and reduce the power consumption of the display screen.
To achieve the above object, the inventor provides a new display screen architecture for saving power consumption, comprising: the pixel structure comprises a plurality of pixel units and two Demux lines, wherein each pixel unit comprises a plurality of sub-pixels, a plurality of gate lines, eight data lines and four source lines;
the pixel unit comprises a plurality of sub-pixels, the sub-pixels of the pixel unit are arranged in an array mode and comprise a plurality of rows of sub-pixels, the sub-pixels of each pixel unit are divided into eight rows of sub-pixel pairs, each row of sub-pixel pair comprises two rows of sub-pixels, and each row of sub-pixels comprises an upper gate line and a lower gate line;
a data line is arranged in the middle of each column of sub-pixel pairs, each data line is connected with a TFT switch, eight TFT switches in total are arranged, and the output end of each TFT switch is connected with the data line; all the TFT switches are divided into two groups, and are divided into one group at the positions of the first to the fourth columns and divided into another group at the positions of the fourth to the eight columns according to the column sequence;
one Demux line is connected with the grid electrode of the TFT switch of one group of each pixel unit, and the other Demux line is connected with the grid electrode of the TFT switch of the other group of each pixel unit; the input ends of the four TFT switches of each group are respectively connected with the four source lines one by one;
each row of sub-pixels comprises an upper gate line and a lower gate line, each data line is used for connecting the two sub-pixels in each row of pixels, and the two sub-pixels connected by each data line are respectively connected with the data line through one of the two gate lines in the row.
Further, one data line connects one sub-pixel in the sub-pixel pair, and also connects one sub-pixel in the other sub-pixel pair.
Further, one data line connects two sub-pixels in the sub-pixel pair.
Further, still include: a driving unit connected to the plurality of source lines.
Further, the plurality of sub-pixels are arranged in an array in sequence in the manner of R, G, B.
The inventor provides a driving method of a new power consumption saving display screen architecture, which is applied to the new power consumption saving display screen architecture in any one of the above embodiments, and is characterized by comprising the following steps:
opening a gate line of a row of sub-pixels;
sequentially opening two Demux lines during the opening period of one gate line;
during the opening period of the Demux line of the first strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the first to fourth column positions through the source lines, and during the opening period of the Demux line of the second strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the fourth to eighth column positions through the source lines;
the other gate line of a row of sub-pixels is turned on,
sequentially turning on two Demux lines during the turning on of the other gate line;
during the opening period of the Demux line of the first strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the first to fourth column positions through the source lines, and during the opening period of the Demux line of the second strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the fourth to eighth column positions through the source lines;
and driving the sub-pixels of each row by circulating the steps.
Different from the prior art, the technical scheme greatly reduces the number of source lines, reduces the length of a Y axis, greatly saves the manufacturing cost at the moment, reduces the power consumption during display, reduces the picture temperature, and improves the display quality of the display screen.
Drawings
FIG. 1 is a structural diagram of a new power saving display screen;
Detailed Description
To explain technical contents, structural features, and objects and effects of the technical solutions in detail, the following detailed description is given with reference to the accompanying drawings in conjunction with the embodiments.
Referring to fig. 1, in the present embodiment, a new display screen architecture for saving power consumption is provided, including: the pixel structure comprises a plurality of pixel units and two Demux lines (SW1, SW2), wherein each pixel unit comprises a plurality of sub-pixels, a plurality of gate lines (G1, G2, G3 … …), eight data lines (D1, D2, D3, D4, D5, D6, D7, D8) and four source lines (S1, S2, S3, S4). The pixel unit comprises a plurality of sub-pixels, the sub-pixels of the pixel unit are arranged in an array mode and comprise a plurality of rows of sub-pixels, the sub-pixels of each pixel unit are divided into eight rows of sub-pixel pairs, each row of sub-pixel pair comprises two rows of sub-pixels, and each row of sub-pixels comprises an upper gate line and a lower gate line. A data line is arranged in the middle of each column of sub-pixel pairs, each data line is connected with a TFT switch, eight TFT switches in total are arranged, and the output end of each TFT switch is connected with the data line; all the TFT switches are divided into two groups, and are divided into one group at the first to fourth column positions and another group at the fourth to eighth column positions in the column order. One Demux line is connected with the grid electrode of the TFT switch of one group of each pixel unit, and the other Demux line is connected with the grid electrode of the TFT switch of the other group of each pixel unit; the input ends of the four TFT switches of each group are respectively connected with the four source lines one by one. Each row of sub-pixels comprises an upper gate line and a lower gate line, each data line is used for connecting the two sub-pixels in each row of pixels, and the two sub-pixels connected by each data line are respectively connected with the data line through one of the two gate lines in the row. Meanwhile, one data line is connected with one sub-pixel in the sub-pixel pair and is also connected with one sub-pixel in the other sub-pixel pair. One data line connects two subpixels in the subpixel pair.
Of course, in some embodiments, the pixel driving method is as follows:
opening a gate line of a row of sub-pixels;
sequentially opening two Demux lines during the opening period of one gate line;
during the opening period of the Demux line of the first strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the first to fourth column positions through the source lines, and during the opening period of the Demux line of the second strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the fourth to eighth column positions through the source lines;
the other gate line of a row of sub-pixels is turned on,
sequentially turning on two Demux lines during the turning on of the other gate line;
during the opening period of the Demux line of the first strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the first to fourth column positions through the source lines, and during the opening period of the Demux line of the second strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the fourth to eighth column positions through the source lines;
and driving the sub-pixels of each row by circulating the steps.
Specifically, referring to fig. 1, a pixel unit, S1-S4 source lines, TFT switches, and SW, wherein the leftmost and rightmost display is column inversion, and the rest is Dot display effect, the pixel unit will repeatedly appear on the display screen for a plurality of times, and the number of times of appearance will be different according to the resolution of the display screen. D1-D8 are data lines in the display screen, S1-S4 are source lines from the IC, and SW1 and SW2 are provided with TFT switches to control whether the data is transmitted to the display screen. S1 is connected to D1 in the plane through the TFT switch and SW1, and connected to D5 in the plane through the TFT switch and SW 2; s2 is connected to D2 in the plane through the TFT switch and SW1, and connected to D6 in the plane through the TFT switch and SW 2; s3 is connected to D3 in the plane through the TFT switch and SW1, and connected to D7 in the plane through the TFT switch and SW 2; s4 is connected to D4 in the plane through the TFT switch and SW1, and connected to D8 in the plane through the TFT switch and SW 2;
taking the sub-pixels on S1 as an example, the data transmission process of the third embodiment of the patent is described, wherein when G1 is turned on and SW1 is turned on, S1 transmits B sub-pixel ① to D1 in the plane, SW1 is turned off, SW2 is turned on, S1 transmits B sub-pixel ② to D5 in the plane, when G2 is turned on and SW2 is turned on, S2 transmits R sub-pixel 2 to D2 in the plane, SW2 is turned off, SW2 is turned on, S2 transmits G sub-pixel 2 to D2 in the plane, when G2 is turned on and SW2 is turned on, S2 transmits the D sub-pixel 2 in the plane to D2 in the plane, SW2 is turned off, SW2 is turned on, S2 transmits the D sub-pixel 2 in the plane to D2 in the plane, when the S2 is turned on, S2 transmits the S sub-pixel 2 to the D2 in the plane, and the S2 transmits the S2 to the S2 in-plane, the S2 and the S2 transmits the S2 and the S2 to the S2, the S2 and S2 transmits the S2.
Referring to fig. 1, it can be seen that the source lines in the present embodiment are column inversion driven, but after special sub-pixel arrangement, Dot display can be shown on the display screen. Generally, Dot display is only performed by Dot driving, and although the display effect is good, the power consumption of the display screen is high due to the fact that the positive and negative inversion frequency of the voltage on the source line is high in one frame during Dot driving. By adopting the Column Inversion driving method, the positive and negative Inversion frequency of the voltage on the source line in one frame can be reduced, thereby reducing the power consumption without influencing the display effect. Different from the prior art, the technical scheme greatly reduces the number of source lines, reduces the length of a Y axis, greatly saves the manufacturing cost at the moment, reduces the power consumption during display, reduces the picture temperature, and improves the display quality of the display screen.
It should be noted that, although the above embodiments have been described herein, the invention is not limited thereto. Therefore, based on the innovative concepts of the present invention, the technical solutions of the present invention can be directly or indirectly applied to other related technical fields by making changes and modifications to the embodiments described herein, or by using equivalent structures or equivalent processes performed in the content of the present specification and the attached drawings, which are included in the scope of the present invention.

Claims (6)

1. A new power saving display screen architecture, comprising: the pixel structure comprises a plurality of pixel units and two Demux lines, wherein each pixel unit comprises a plurality of sub-pixels, a plurality of gate lines, eight data lines and four source lines;
the pixel unit comprises a plurality of sub-pixels, the sub-pixels of the pixel unit are arranged in an array mode and comprise a plurality of rows of sub-pixels, the sub-pixels of each pixel unit are divided into eight rows of sub-pixel pairs, each row of sub-pixel pair comprises two rows of sub-pixels, and each row of sub-pixels comprises an upper gate line and a lower gate line;
a data line is arranged in the middle of each column of sub-pixel pairs, each data line is connected with a TFT switch, eight TFT switches in total are arranged, and the output end of each TFT switch is connected with the data line; all the TFT switches are divided into two groups, and are divided into one group at the positions of the first to the fourth columns and divided into another group at the positions of the fourth to the eight columns according to the column sequence;
one Demux line is connected with the grid electrode of the TFT switch of one group of each pixel unit, and the other Demux line is connected with the grid electrode of the TFT switch of the other group of each pixel unit; the input ends of the four TFT switches of each group are respectively connected with the four source lines one by one;
each row of sub-pixels comprises an upper gate line and a lower gate line, each data line is used for connecting the two sub-pixels in each row of pixels, and the two sub-pixels connected by each data line are respectively connected with the data line through one of the two gate lines in the row.
2. The new power saving display screen architecture of claim 1, wherein one data line connects one subpixel of the subpixel pair and one subpixel of the other subpixel pair.
3. The new power saving display screen structure of claim 1 or 2, wherein one data line connects two sub-pixels in the sub-pixel pair.
4. The new power saving display screen architecture of claim 1, further comprising: a driving unit connected to the plurality of source lines.
5. The new power saving display screen structure of claim 1, wherein the plurality of sub-pixels are sequentially arranged in an array of R, G, B.
6. A driving method for a new power saving display screen structure, applied to the new power saving display screen structure of any one of claims 1 to 6, comprising the following steps:
opening a gate line of a row of sub-pixels;
sequentially opening two Demux lines during the opening period of one gate line;
during the opening period of the Demux line of the first strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the first to fourth column positions through the source lines, and during the opening period of the Demux line of the second strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the fourth to eighth column positions through the source lines;
the other gate line of a row of sub-pixels is turned on,
sequentially turning on two Demux lines during the turning on of the other gate line;
during the opening period of the Demux line of the first strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the first to fourth column positions through the source lines, and during the opening period of the Demux line of the second strip, the driving unit transmits signals to the sub-pixels connected with the data lines positioned at the fourth to eighth column positions through the source lines;
and driving the sub-pixels of each row by circulating the steps.
CN202010270351.XA 2020-04-08 2020-04-08 Novel power-saving display screen architecture and driving method Pending CN111477140A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010270351.XA CN111477140A (en) 2020-04-08 2020-04-08 Novel power-saving display screen architecture and driving method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010270351.XA CN111477140A (en) 2020-04-08 2020-04-08 Novel power-saving display screen architecture and driving method

Publications (1)

Publication Number Publication Date
CN111477140A true CN111477140A (en) 2020-07-31

Family

ID=71750054

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010270351.XA Pending CN111477140A (en) 2020-04-08 2020-04-08 Novel power-saving display screen architecture and driving method

Country Status (1)

Country Link
CN (1) CN111477140A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112086035A (en) * 2020-09-21 2020-12-15 福建华佳彩有限公司 Display screen structure and driving method
CN112309261A (en) * 2020-11-09 2021-02-02 福建华佳彩有限公司 Optimized structure of display screen and driving method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202837748U (en) * 2012-06-25 2013-03-27 北京京东方光电科技有限公司 Array substrate and display device
CN109683409A (en) * 2018-12-29 2019-04-26 福建华佳彩有限公司 A kind of driving device that liquid crystal display panel is shown
CN110058466A (en) * 2019-04-22 2019-07-26 深圳市华星光电技术有限公司 Display device and its driving method
CN110308599A (en) * 2019-06-28 2019-10-08 武汉天马微电子有限公司 A kind of array substrate and display panel
CN211980166U (en) * 2020-04-08 2020-11-20 福建华佳彩有限公司 Display screen framework with new power consumption saving function

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202837748U (en) * 2012-06-25 2013-03-27 北京京东方光电科技有限公司 Array substrate and display device
CN109683409A (en) * 2018-12-29 2019-04-26 福建华佳彩有限公司 A kind of driving device that liquid crystal display panel is shown
CN110058466A (en) * 2019-04-22 2019-07-26 深圳市华星光电技术有限公司 Display device and its driving method
CN110308599A (en) * 2019-06-28 2019-10-08 武汉天马微电子有限公司 A kind of array substrate and display panel
CN211980166U (en) * 2020-04-08 2020-11-20 福建华佳彩有限公司 Display screen framework with new power consumption saving function

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112086035A (en) * 2020-09-21 2020-12-15 福建华佳彩有限公司 Display screen structure and driving method
CN112309261A (en) * 2020-11-09 2021-02-02 福建华佳彩有限公司 Optimized structure of display screen and driving method thereof

Similar Documents

Publication Publication Date Title
CN110136630B (en) Display panel, driving method thereof and display device
US7796106B2 (en) Liquid crystal display
CN111477139A (en) Display screen architecture capable of saving power consumption and driving method
US11768413B2 (en) Array substrate, display panel, display device, and driving method
CN111477141A (en) Display screen structure capable of saving power consumption and driving method thereof
CN111477142A (en) Full-screen display structure and driving method thereof
CN102955310B (en) Pixel driving structure, driving method and display device
CN108364617B (en) Pixel matrix display method and device
CN111025710B (en) Display panel and display device
JP2019519815A (en) Driver architecture for RGBW 4 primary color panels
US20170032749A1 (en) Liquid crystal display device
CN110956921A (en) Array substrate, driving method thereof, pixel driving device and display device
CN211980162U (en) Comprehensive screen display structure
CN111477143A (en) Special full-screen framework and driving method
CN103901685A (en) Liquid crystal display
CN102436796A (en) Display device and data driving circuit thereof
CN111477140A (en) Novel power-saving display screen architecture and driving method
CN111477145A (en) Display screen structure with optimized power consumption and driving method thereof
CN111477144A (en) Display screen structure and driving method thereof
CN107145018B (en) Pixel arrangement unit, pixel arrangement structure and display panel
CN111477136A (en) Power consumption-saving display screen framework and driving method
CN212084636U (en) Demux display screen structure
CN111477138A (en) Power consumption-saving display screen framework and driving method
CN211980170U (en) Display screen structure
CN211980166U (en) Display screen framework with new power consumption saving function

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination