CN110601147B - Permanent magnet driver with state protection and implementation method thereof - Google Patents

Permanent magnet driver with state protection and implementation method thereof Download PDF

Info

Publication number
CN110601147B
CN110601147B CN201910768840.5A CN201910768840A CN110601147B CN 110601147 B CN110601147 B CN 110601147B CN 201910768840 A CN201910768840 A CN 201910768840A CN 110601147 B CN110601147 B CN 110601147B
Authority
CN
China
Prior art keywords
signal
permanent magnet
nand gate
pin
logic nand
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910768840.5A
Other languages
Chinese (zh)
Other versions
CN110601147A (en
Inventor
杨爱军
吴华利
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhuhai Galaxy Smart Grid Co ltd
Original Assignee
Zhuhai Galaxy Smart Grid Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhuhai Galaxy Smart Grid Co ltd filed Critical Zhuhai Galaxy Smart Grid Co ltd
Priority to CN201910768840.5A priority Critical patent/CN110601147B/en
Publication of CN110601147A publication Critical patent/CN110601147A/en
Application granted granted Critical
Publication of CN110601147B publication Critical patent/CN110601147B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H7/00Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
    • H02H7/22Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for distribution gear, e.g. bus-bar systems; for switching devices
    • H02H7/222Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for distribution gear, e.g. bus-bar systems; for switching devices for switches
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/082Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
    • H03K17/0826Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in bipolar transistor switches

Abstract

The invention discloses a permanent magnet driver with state protection and an implementation method thereof. The operating current of the whole permanent magnet operating loop is detected through the first resistor, when the current exceeds a preset value, the voltage on the pin 2 of the comparator exceeds the threshold value of the comparator, so that the pin 1 of the comparator outputs a low level to the pin 2 of the first logic NAND gate or the pin 2 of the second logic NAND gate, at the moment, the pin 3 of the first logic NAND gate outputs a low level or the pin 4 of the second logic NAND gate outputs a low level, and finally the first triode and the fourth triode of the closing IGBT or the second triode and the third triode of the opening IGBT are controlled to be turned off, so that the burning probability of the IGBT is reduced, the reliability is improved, and the permanent magnet operating loop can be widely applied to the technical field of electrical equipment.

Description

Permanent magnet driver with state protection and implementation method thereof
Technical Field
The invention relates to the technical field of electrical equipment, in particular to a permanent magnet driver with state protection and an implementation method thereof.
Background
Interpretation of terms:
IGBT: referred to as an insulated gate bipolar transistor, english name: an Insulated Gate Bipolar Transistor is a composite fully-controlled voltage-driven power semiconductor device consisting of BJT and MOS, and has the advantages of both high input impedance of MOSFET and low on-state voltage drop of GTR.
The permanent magnet driver is matched with a permanent magnet type high-voltage switch for use, and has the main advantages that: the mechanism parts are less than high-voltage switches such as springs, electromagnetism and the like, the time for cutting off fault current is short, and the maintainability and the reliability are greatly improved, so that the high-voltage switch is widely applied to 10kV overhead lines.
The current required by the permanent magnet driver for controlling the opening and closing of the high-voltage permanent magnet switch is very large, generally 60A-100A, so that the current mainstream permanent magnet driver is basically controlled in an IGBT mode, the single-coil permanent magnet high-voltage switch adopts 4 IGBTs to form a full-bridge circuit, and the forward rotation and the reverse rotation of the permanent magnet mechanism are realized by electrifying the permanent magnet coil in the forward direction or the reverse direction, so that the purposes of opening and closing the permanent magnet switch are achieved.
The problems of the currently mainstream permanent magnet driver are as follows: (1) the current as high as about 100A when the switch is switched on or off has great impact on the charging power supply, and the reliability of the reclosing operation is influenced; (2) the IGBT is essentially a field effect transistor, the on and off are controlled by grid voltage, the IGBT can be switched on as long as the grid reaches a certain voltage, when the field environment is suddenly severe, 4 IGBTs are simultaneously triggered by mistake, short circuit can be caused, and the IGBT can be burnt out if measures are not taken in time; (3) under the condition that the software control cannot accurately acquire the permanent magnet switching-on and switching-off states, when the switching-on is not finished, the switching-off signal is triggered, so that the short circuit of the IGBT is caused, and the burning risk of the IGBT is caused.
The permanent magnet driver in the market at present basically has no state feedback, and in the actual use process, the IBGT burning situation occasionally occurs due to various reasons, so that the reliability of the 10KV line is influenced.
Disclosure of Invention
In view of this, the embodiments of the present invention provide a high-reliability permanent magnet driver with state protection and an implementation method thereof.
In a first aspect, an embodiment of the present invention provides a permanent magnet driver with state protection, including a first logic nand gate, a second logic nand gate, a comparator, a first triode, a second triode, a third triode, a fourth triode, a first resistor, and a first electromagnetic coil, where a pin 1 of the first logic nand gate is connected to a switching signal of a CPU, a pin 2 of the first logic nand gate is connected to a pin 1 of the comparator, a pin 3 of the first logic nand gate is connected to a base of the fourth triode, a pin 4 of the first logic nand gate is sequentially connected to the first triode, the first electromagnetic coil, the fourth triode, and the first resistor, a pin 1 of the second logic nand gate is connected to a switching-off signal of the CPU, a pin 2 of the second logic nand gate is connected to a pin 1 of the comparator, a pin 4 of the second logic nand gate is connected to a base of the third triode, and a pin 3 of the second logic nand gate is sequentially connected to the second triode, the first triode, the second triode, the first electromagnetic coil, the second nand gate, the third triode, the first resistor, the second nand gate, the first nand gate, the second nand gate, the first transistor, the second nand gate, the second transistor, the third triode, the second transistor, the first transistor, the second transistor, the first transistor, the second transistor, the first transistor, the second transistor, the first transistor, the second transistor, the third transistor, and the second transistor, the third transistor, the second transistor, the third transistor, the second transistor, the third transistor, the first transistor, the third transistor, and the third transistor, the second transistor, the third transistor, the second transistor, the third, The first electromagnetic coil, the third triode and the first resistor.
Further, still include first diode, second resistance, opto-coupler and third resistance, first power input end is connected to the positive pole of first diode, the negative pole of first diode is connected to the one end of second resistance, opto-coupler one end is connected to the other end of second resistance, first solenoid's one end is connected to the other end of opto-coupler, third resistance and first resistance are connected gradually to first solenoid's the other end.
The power supply further comprises a second diode, wherein the anode of the second diode is connected with the first power supply input end, and the cathode of the second diode is connected with a second triode.
And furthermore, the device also comprises a fourth resistor, one end of the fourth resistor is connected with the second power supply input end, and the other end of the fourth resistor is connected with the optocoupler.
In a second aspect, an embodiment of the present invention further provides a method for implementing a permanent magnet drive with state protection, including the following steps:
acquiring a switching-off signal or a switching-on signal of a CPU;
acquiring a self-checking signal of the permanent magnet operation control loop, judging whether the permanent magnet operation control loop has a disconnection fault, and if so, inputting a low-level signal to the first logic NAND gate or the second logic NAND gate through the comparator; otherwise, a high level signal is input to the first logic NAND gate or the second logic NAND gate through the comparator;
according to the received low-level signal, outputting a low-level signal by a first logic NAND gate, and closing the switch-on operation; or, according to the received low-level signal, the second logic NAND gate outputs a low-level signal, and the opening operation is closed;
according to the received high-level signal, the first logic NAND gate outputs the high-level signal, so that the permanent magnet mechanism is switched on; or, according to the received high-level signal, the second logic nand gate outputs a high-level signal, so that the permanent magnetic mechanism is switched off.
Further, the step of acquiring a switching-off signal or a switching-on signal of the CPU includes the steps of:
acquiring a switching-on signal of the CPU through a pin 1 of a first logic NAND gate;
and acquiring the opening signal of the CPU through a pin 1 of the second logic NAND gate.
Further, the step of obtaining a self-checking signal of the permanent magnet operation control loop and judging whether the permanent magnet operation control loop has a disconnection fault comprises the following steps:
according to the self-checking signal of the permanent magnet operation control loop, if the self-checking signal is a low level signal, determining that no disconnection fault occurs in the permanent magnet operation control loop;
and if the self-checking signal is a high-level signal, determining that the permanent magnet operation control loop has a disconnection fault.
Further, the self-detection signal refers to an MCU _ YX1 signal of the optical coupler.
Further, the method also comprises the following steps:
a charging power supply for providing a closing operation through a first diode;
a charging power supply for switching off operation is provided through a second diode;
the transient discharge high voltage pulse to the first electromagnetic coil is isolated according to the reverse characteristic of the diode.
Further, the method also comprises the following steps:
the operating current of the permanent magnet operation control loop is detected through the first resistor.
The first technical solution in the embodiment of the present invention has the following advantages: according to the embodiment of the invention, the operating current of the whole permanent magnet operating loop is detected through the first resistor, when the current exceeds a preset value, the voltage on the pin 2 of the comparator exceeds the threshold value of the comparator, so that the pin 1 of the comparator outputs a low level to the pin 2 of the first logic NAND gate or the pin 2 of the second logic NAND gate, at the moment, the pin 3 of the first logic NAND gate outputs a low level or the pin 4 of the second logic NAND gate outputs a low level, and finally the first triode and the fourth triode of the closing IGBT are controlled to be turned off, or the second triode and the third triode of the separating IGBT are controlled to be turned off, so that the burning probability of the IGBT is reduced, and the reliability is improved.
The second technical solution in the embodiment of the present invention has the following advantages: firstly, acquiring a switching-off signal or a switching-on signal of a CPU (central processing unit), then acquiring a self-checking signal of a permanent magnet operation control loop, judging whether the permanent magnet operation control loop has a disconnection fault, and finally controlling corresponding switching-off or switching-on operation according to a level signal output by a comparator; the invention reduces the burning probability of the IGBT and improves the reliability.
Drawings
FIG. 1 is a control circuit diagram of a permanent magnet drive with state protection of the present invention;
FIG. 2 is a circuit schematic of an embodiment of the present invention;
FIG. 3 is a flowchart illustrating steps according to an embodiment of the present invention.
Detailed Description
The invention will be further explained and explained with reference to the drawings and the embodiments in the description. The step numbers in the embodiments of the present invention are set for convenience of illustration only, the order between the steps is not limited at all, and the execution order of each step in the embodiments can be adaptively adjusted according to the understanding of those skilled in the art.
Referring to fig. 1, the embodiment of the present invention provides a permanent magnet driver with state protection, including a first logic nand gate U2, a second logic nand gate U3, a comparator U4, a first transistor Q1, a second transistor Q2, a third transistor Q3, a fourth transistor Q4, a first resistor R1, and a first electromagnetic coil LL1, where a pin 1 of the first logic nand gate U2 is connected to a closing signal of a CPU, a pin 2 of the first logic nand gate U2 is connected to a pin 1 of the comparator U4, a pin 3 of the first logic nand gate U2 is connected to a base of a fourth transistor Q4, a pin 4 of the first logic nand gate U2 is connected to a pin 1 of the first transistor Q1, a pin 1 of the first electromagnetic coil U1, a pin 2 of the second logic nand gate U3 is connected to a opening signal of the CPU, a pin 2 of the second logic nand gate U3 is connected to a pin 1 of the comparator U56, and a pin 828653 of the third transistor U8653 is connected to a pin Q3, and the pin 3 of the second logic NAND gate U3 is sequentially connected with a second triode Q2, a first electromagnetic coil LL1, a third triode Q3 and a first resistor R1.
Referring to fig. 1, as a further preferred embodiment, the electromagnetic induction type electromagnetic coil further includes a first diode D1, a second resistor R2, an optical coupler U1 and a third resistor R3, an anode of the first diode D1 is connected to a first power input end, one end of the second resistor R2 is connected to a cathode of the first diode D1, the other end of the second resistor R2 is connected to one end of the optical coupler U1, the other end of the optical coupler U1 is connected to one end of the first electromagnetic coil, and the other end of the first electromagnetic coil is sequentially connected to the third resistor R3 and the first resistor.
Referring to fig. 1, further as a preferred embodiment, the power supply further includes a second diode D2, an anode of the second diode D2 is connected to the first power input terminal, and a cathode of the second diode D2 is connected to the second triode.
Referring to fig. 1, further as a preferred embodiment, the optical fiber coupler further includes a fourth resistor R4, one end of the fourth resistor R4 is connected to the second power input end, and the other end of the fourth resistor R4 is connected to the optical coupler.
Referring to fig. 3, an embodiment of the present invention further provides an implementation method of a permanent magnet drive with state protection, including the following steps:
acquiring a switching-off signal or a switching-on signal of a CPU;
acquiring a self-checking signal of the permanent magnet operation control loop, judging whether the permanent magnet operation control loop has a disconnection fault, and if so, inputting a low-level signal to the first logic NAND gate or the second logic NAND gate through the comparator; otherwise, a high level signal is input to the first logic NAND gate or the second logic NAND gate through the comparator;
according to the received low-level signal, outputting a low-level signal by a first logic NAND gate, and closing the switch-on operation; or, according to the received low-level signal, the second logic NAND gate outputs a low-level signal, and the opening operation is closed;
according to the received high-level signal, the first logic NAND gate outputs the high-level signal, so that the permanent magnet mechanism is switched on; or, according to the received high-level signal, the second logic nand gate outputs a high-level signal, so that the permanent magnetic mechanism is switched off.
Further preferably, the step of acquiring the opening signal or the closing signal of the CPU includes the steps of:
acquiring a switching-on signal of the CPU through a pin 1 of a first logic NAND gate;
and acquiring the opening signal of the CPU through a pin 1 of the second logic NAND gate.
Further as a preferred embodiment, the step of obtaining a self-test signal of the permanent magnet operation control loop and determining whether the permanent magnet operation control loop has a disconnection fault includes the following steps:
according to the self-checking signal of the permanent magnet operation control loop, if the self-checking signal is a low level signal, determining that no disconnection fault occurs in the permanent magnet operation control loop;
and if the self-checking signal is a high-level signal, determining that the permanent magnet operation control loop has a disconnection fault.
Further as a preferred embodiment, the self-test signal is an MCU _ YX1 signal of the optical coupler.
Further as a preferred embodiment, the method further comprises the following steps:
a charging power supply for providing a closing operation through a first diode;
a charging power supply for switching off operation is provided through a second diode;
the transient discharge high voltage pulse to the first electromagnetic coil is isolated according to the reverse characteristic of the diode.
Further as a preferred embodiment, the method further comprises the following steps:
the operating current of the permanent magnet operation control loop is detected through the first resistor.
The specific working principle of the permanent magnet drive of the present invention is described in detail below:
as shown in fig. 1, U2 corresponding to position(s) is a logic nand gate chip, where pin 1 of U2 is externally connected to a closing signal of the CPU, pin 1 of U4 is externally connected to pin 2 (overcurrent feedback signal), and as long as one pin of pin 1 and pin 2 is at a low level, pin 3 and pin 4 corresponding to U2 both output a low level, and the corresponding closing IGBTs Q1 and Q4 are both not turned on.
And the corresponding U3 is a logic NAND gate chip, wherein a pin 1 of the U3 is externally connected with a brake separating signal of the CPU, a pin 1 (overcurrent feedback signal) of the U4 is externally connected with a pin 2, and as long as one pin of the pin 1 and the pin 2 is a low level, the pin 3 and the pin 4 corresponding to the U3 both output low levels, and the corresponding brake separating IGBT Q2 and the corresponding brake separating IGBT Q3 are not conducted.
The corresponding U4 is a comparator chip, wherein a pin 1 of the U4 is externally connected with an input pin 2 and a pin 2 of the U2 and the U3 are externally connected with an overcurrent feedback pin of the R1, when the permanent magnet operation does not occur or the current is within a preset normal value, the voltage of the pin 2 of the U4 is lower than the voltage specified by the comparator, and the pin 1 of the U4 outputs a high level; when the permanent magnet operation current exceeds a preset normal value, the voltage of the pin 2 of the U4 is higher than the regulated voltage of the comparator, and the pin 1 of the U4 outputs a low level.
The switching-on process of the permanent magnet controller comprises the following steps: when the 2 pin of the U2 is high level, the MCU _ HZ signal on the 1 pin is high, the operating voltage 220 VDC-Q1-LL 1-Q4-R1 forms a closing loop, and the permanent magnet mechanism is closed.
The opening process of the permanent magnet controller comprises the following steps: when the 2 pin of the U3 is high level, the MCU _ FZ signal on the 1 pin is set high, the operating voltage is 220 VDC-Q2-LL 1-Q3-R1 to form a brake-separating loop, and the permanent magnet mechanism is switched off.
Specifically, referring to the drawings of the embodiment of fig. 2, in fig. 1, R2 and R3 corresponding to position sixty are 2 resistors of 100k Ω/1W, U1 corresponding to position seventy is 1 common optocoupler, LL1 is an electromagnetic coil, and the whole circuit loop is as follows: an operation power supply 220 VDC-D1-R2-U1-LL 1-R3-R1 forms a pre-detection operation loop, self-detection of the whole permanent magnet control loop before operation is completed, whether the loop is broken or not is judged, and if the CPU detects that a U1 common optical coupler auxiliary edge MCU _ YX1 signal corresponding to the position of the CPU is low level, the condition that the whole permanent magnet control loop is not broken can be judged; if the MCU _ YX1 signal is high level, the whole permanent magnet control loop can be judged to have a broken line, the MCU _ HZ and the MCU _ FZ of the CPU port are set to low level, and the permanent magnet mechanism is forbidden to be switched on and off.
In addition, D1 and D2 corresponding to the position of the first step are 2 6A/1200V diodes which are respectively used for providing charging power supplies for opening and closing, so that the reliability of reclosing operation is improved; by utilizing the reverse characteristic of the diode, the impact of the transient discharge high-voltage pulse of the coil on the power supply is isolated and removed, and the charging power supply is protected;
corresponding R1 is 1 15m omega resistor, mainly used for detecting the operating current of the whole permanent magnetic operating loop, when the current exceeds the preset value, the voltage on the corresponding pin 2 of U4 will exceed the threshold value of the comparator, U4 will output a low level to the corresponding pin 2 of U2, U3, at this time, pin 3 and pin 4 of U2, U3 output low levels, close IGBT Q1, Q4, close IGBT Q2, Q3 of separating brake, provide mu S grade fast overcurrent protection, greatly reduce IGBT burning probability;
in fig. 2, two 100k Ω/1W resistors R2 and R3 are connected in series with the optocoupler U1 and the electromagnetic coil, so as to implement the function of detecting the disconnection of the operating circuit in advance, and provide a disconnection alarm and an operation locking signal.
In fig. 2, two 6A/1200V diodes D1 and D2 are used for shunting charging of a charging power supply, and energy is stored in opening and closing respectively, so that reliability of reclosing operation is improved; and meanwhile, the impact of the transient discharge high-voltage pulse of the coil on the power supply is isolated and removed, so that the charging power supply is protected.
In fig. 2, 1 resistor indicated by R1 and 15m Ω detects the operating current and provides μ S-level fast overcurrent protection, which reduces the IGBT burnout probability in a large proportion.
In summary, the protection circuit of the permanent magnet driver and the implementation method thereof of the present invention have the following advantages:
1. and the state feedback is added, so that closed-loop PID control is formed, and the burning-out condition of the IGBT in the permanent magnet driver is greatly reduced.
2. By pre-detecting the operation, false triggering of an error signal is avoided.
3. Through measures such as charging shunting and transient high voltage absorption, the reliability of reclosing operation is improved, and a charging power supply is protected.
In alternative embodiments, the functions/acts noted in the block diagrams may occur out of the order noted in the operational illustrations. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality/acts involved. Furthermore, the embodiments presented and described in the flow charts of the present invention are provided by way of example in order to provide a more thorough understanding of the technology. The disclosed methods are not limited to the operations and logic flows presented herein. Alternative embodiments are contemplated in which the order of various operations is changed and in which sub-operations described as part of larger operations are performed independently.
In the description herein, references to the description of the term "one embodiment," "some embodiments," "an example," "a specific example," or "some examples," etc., mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the invention. In this specification, the schematic representations of the terms used above do not necessarily refer to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.
While embodiments of the invention have been shown and described, it will be understood by those of ordinary skill in the art that: various changes, modifications, substitutions and alterations can be made to the embodiments without departing from the principles and spirit of the invention, the scope of which is defined by the claims and their equivalents.
While the preferred embodiments of the present invention have been illustrated and described, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.

Claims (6)

1. A method for realizing a permanent magnet driver with state protection is characterized in that: the method comprises the following steps:
acquiring a switching-off signal or a switching-on signal of a CPU;
acquiring a self-checking signal of the permanent magnet operation control loop, judging whether the permanent magnet operation control loop has a disconnection fault, and if so, inputting a low-level signal to the first logic NAND gate or the second logic NAND gate through the comparator; otherwise, a high level signal is input to the first logic NAND gate or the second logic NAND gate through the comparator;
according to the received low-level signal, outputting a low-level signal by a first logic NAND gate, and closing the switch-on operation; or, according to the received low-level signal, the second logic NAND gate outputs a low-level signal, and the opening operation is closed;
according to the received high-level signal, the first logic NAND gate outputs the high-level signal, so that the permanent magnet mechanism is switched on; or, according to the received high-level signal, the second logic nand gate outputs a high-level signal, so that the permanent magnetic mechanism is switched off.
2. The method of claim 1, wherein the method comprises: the step of acquiring the switching-off signal or the switching-on signal of the CPU comprises the following steps:
acquiring a switching-on signal of the CPU through a pin 1 of a first logic NAND gate;
and acquiring the opening signal of the CPU through a pin 1 of the second logic NAND gate.
3. The method of claim 1, wherein the method comprises: the method comprises the following steps of obtaining a self-checking signal of a permanent magnet operation control loop, and judging whether the permanent magnet operation control loop has a disconnection fault or not:
according to the self-checking signal of the permanent magnet operation control loop, if the self-checking signal is a low level signal, determining that no disconnection fault occurs in the permanent magnet operation control loop;
and if the self-checking signal is a high-level signal, determining that the permanent magnet operation control loop has a disconnection fault.
4. The method of claim 3, wherein the method comprises: the self-test signal refers to an MCU _ YX1 signal of the optical coupler.
5. The method of claim 1, wherein the method comprises: further comprising the steps of:
a charging power supply for providing a closing operation through a first diode;
a charging power supply for switching off operation is provided through a second diode;
the transient discharge high voltage pulse to the first electromagnetic coil is isolated according to the reverse characteristic of the diode.
6. The method of claim 1, wherein the method comprises: further comprising the steps of:
the operating current of the permanent magnet operation control loop is detected through the first resistor.
CN201910768840.5A 2019-08-20 2019-08-20 Permanent magnet driver with state protection and implementation method thereof Active CN110601147B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910768840.5A CN110601147B (en) 2019-08-20 2019-08-20 Permanent magnet driver with state protection and implementation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910768840.5A CN110601147B (en) 2019-08-20 2019-08-20 Permanent magnet driver with state protection and implementation method thereof

Publications (2)

Publication Number Publication Date
CN110601147A CN110601147A (en) 2019-12-20
CN110601147B true CN110601147B (en) 2021-08-31

Family

ID=68854863

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910768840.5A Active CN110601147B (en) 2019-08-20 2019-08-20 Permanent magnet driver with state protection and implementation method thereof

Country Status (1)

Country Link
CN (1) CN110601147B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112216566A (en) * 2020-09-25 2021-01-12 珠海银河智能电网有限公司 Permanent magnet switch drive loop protection method, system and storage medium

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107086546A (en) * 2017-05-25 2017-08-22 广东电网有限责任公司佛山供电局 A kind of 10kV switch cubicles emergency opening system and its operating method

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4910634A (en) * 1989-01-02 1990-03-20 Ncr Corporation Interlock switch
CN2847505Y (en) * 2005-12-05 2006-12-13 常州电子研究所有限公司 Permanent magnet mechanism driving controller
US7479756B2 (en) * 2006-06-19 2009-01-20 Rockwell Automation Technologies, Inc. System and method for protecting a motor drive unit from motor back EMF under fault conditions
DE102014206367B4 (en) * 2014-04-03 2022-11-10 Siemens Aktiengesellschaft Method for testing a self-retaining magnet of a switch and test device for carrying out the method
US10014139B2 (en) * 2015-09-02 2018-07-03 General Electric Company Over-current protection assembly
CN206302146U (en) * 2016-12-28 2017-07-04 广东志成冠军集团有限公司 The current foldback circuit of three level inverter
CN210468771U (en) * 2019-08-20 2020-05-05 珠海银河智能电网有限公司 Protection circuit of permanent magnet driver

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107086546A (en) * 2017-05-25 2017-08-22 广东电网有限责任公司佛山供电局 A kind of 10kV switch cubicles emergency opening system and its operating method

Also Published As

Publication number Publication date
CN110601147A (en) 2019-12-20

Similar Documents

Publication Publication Date Title
CN106026621B (en) A kind of band avoids the IGBT drive circuit and detection method of short-circuit protection blind area
US9570905B2 (en) Semiconductor drive apparatus
CN106663557A (en) Switch disconnector for direct current interruption
CN106416072A (en) Device and method for producing a dynamic reference signal for a driver circuit for a semiconductor power switch
CN108718193A (en) A kind of Drive Protecting Circuit and its control method of power semiconductor
CN205829455U (en) The IGBT drive circuit of short-circuit protection blind area avoided by a kind of band
CN103548266B (en) Method and apparatus for operating a power output stage
US10263611B2 (en) DC switching device and method of control
CN110601147B (en) Permanent magnet driver with state protection and implementation method thereof
CN107204760A (en) A kind of IGBT drive devices and system
CN110365196A (en) Three level integral type SiC-Mosfet drive systems and drive control method
CN210468771U (en) Protection circuit of permanent magnet driver
CN111736054B (en) Test circuit for IGBT drive desaturation protection function and simulation test method thereof
CN105790565A (en) Intelligent power module and air conditioner
JP2021034124A (en) DC current switchgear
CN113196074A (en) Hybrid circuit breaker using transient commutation current injection circuit
US6832356B1 (en) Gate driver for power device
CN208908438U (en) A kind of Drive Protecting Circuit of power semiconductor
JP2020178312A (en) Current interrupting device and transistor selecting method
CN213151639U (en) Short-circuit protection circuit and system of inverter output H-bridge IGBT
CN114667657B (en) Hybrid circuit breaker, hybrid circuit breaking system and circuit breaking method
CN108880516A (en) One type thyristor current foldback circuit and over-current protection method
CN216774737U (en) Semiconductor device short-circuit protection circuit
CN107978487A (en) Contactor control method, device and vehicle
CN212031655U (en) Over-temperature detection circuit of inverter circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant